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Abstract
In modern synchronous circuits, the system relies on one single signal, namely,
the clock signal. All data sampling of flip-flops rely on the timing of the clock
signal. This makes clock trees, which deliver the clock signal to every clock sink
in the whole system, one of the most active components on a chip, as it must
switch without halting. Naturally, this makes clock trees a primary target of
optimization for low power/high performance designs.
First, bounded skew clock polarity assignment is explored. Buffers in the
clock tree switch simultaneously as the clock signal switch, which causes power/ground
supply voltage fluctuation. This phenomenon is referred to as clock noise and
brings adverse effects on circuit robustness. Clock polarity assignment technique
replaces some of the buffers in the clock trees with inverters. Since buffers draw
larger current at the rising edge of the clock while inverters draw larger cur-
rent at the falling edge, this technique can mitigate peak noise problem at the
power/ground supply rails.
Second, useful skew clock polarity assignment method is developed. Useful
clock skew methodology allows consideration of individual clock skew restraints
between each clock sinks, allowing further noise reduction by exploiting more
time slack. Through experiments with ISPD 2010 clock network synthesis con-
test benchmark circuits, the results show that the proposed clock polarity algo-
rithm is able to reduce the peak noise caused by clock buffers by 10.9% further
over that of the global skew bound constrained polarity assignment while sat-
isfying all setup and hold time constraints.
Lastly, as multi-corner multi-mode (MCMM) design methodologies, process
i
variations and clock gating techniques are becoming common place in advanced
technology nodes, clock polarity assignment methods that mitigate these prob-
lems are devised. Experimental results indicate that the proposed methods suc-
cessfully satisfy required design constraints imposed by such variations.
In summary, this dissertation presents clock polarity assignments that con-
siders useful clock skew, delay variations, MCMM design methodologies and
clock gating techniques.
Keywords: Clock tree, Clock skew, Adjustable delay buffer, Power/ground
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In synchronous digital systems, clock distribution networks deliver the clock
signal to clock sinks (i.e., flip-flops and latches). Ideally, the signal should arrive
at all sinks at the same time; one of the objectives in clock network design is
to control the difference among clock latencies, called the (global) clock skew,
which is hard to achieve. However, in sub-45nm CMOS process technology
nodes, the effect of the increased variations cause more problems to controlling
the clock skews, making it a major challenge in electronic design automation
(EDA).
Another major factor that shapes the clock distribution networks is the
power consumption. According to the works of [1, 2, 3], clock distribution net-
work accounts for up to 40% of the total power. Increased requirements for
designing robust clock network make the power problem worse, as it may re-
quire clock signal path redundancies (in clock meshes or spines) or larger wire
1
(a) Clock tree (b) Clock spine (c) Clock mesh
Figure 1.1: The three types of clock distribution networks. (a) a clock tree, (b)
a clock spine and (c) a clock mesh.
parameters. Fig. 1.1 is a conceptual illustration of the three clock networks: (a)
is the clock tree and (b) is the clock spine, where some of the clock subtrees
are linked to provide extra clock signal paths to reduce clock signal arrival time
variations. Lastly, (c) is the clock mesh, where the lower level of the clock signal
paths are in mesh topology. Clock meshes are most resilient to variations due
to its high number of path redundancies. The higher level of this clock network
is constructed with clock trees, which deliver the clock signal to parts of the
clock mesh.
In this dissertation, optimization techniques and algorithms for clock trees
are developed. Even though the clock trees are more susceptible to variations, it
is still an essential component in constructing clock meshes and spines. Another
advantage is that it consumes lower power, as it has less total capacitance than
the clock spines and meshes.
2
1.2 Simultaneous Switching Noise
From Introduction Technology Roadmap of Semiconductors 2013 documents
[4], it is predicted that many conflicting requirements such as high reliabil-
ity, reduced size, high performance and lower cost will be imposed. With high
operating frequencies, it is anticipated that the noise problem at the power
distribution network (PDN) will continue to threaten the signal integrity of
the system. One of the sources of signal integrity problem is the simultaneous
switching noise (SSN) [5], which is caused by the gates clocking almost at the
same time. This is especially true in synchronous circuits where all of the com-
binational logics connected to flip-flops (FFs) compute synchronously at the
edge of the clock signal.
One of the most prominent sources of the SSN is the clock tree. When the
clock tree delivers the clock signal, the clock buffers must switch between “ON”
and “OFF” states simultaneously, which in turn consume power simultaneously.
Since the clock tree consumes up to 40% of the total power, this implies that
about 40% of the SSN in the system is emitted by the clock tree.
To mitigate the SSN problem at the clock tree, clock skew scheduling tech-
niques have been proposed [6, 7, 8]. In [6], Benini et al. proposed to schedule
the clock arrival times at the FFs to reduce the peak current. The clock signal
arrival times are adjusted deliberately so that they switch less simultaneously.
This disperses the clock noise over time. Vittal et al. [7] then formulated the
clock arrival time scheduling problem as 0-1 integer linear program (ILP). Later,
Huang, Chang and Nieh [8] refined the technique so that the computational cost
of 0-1 ILP is reduced.
3
1.3 Clock Polarity Assignment Technique
Another technique which can mitigate the simultaneous switching noise emitted
by the clock tree is the Clock Polarity Assignment technique. It has been known
that selectively assigning positive or negative polarities to (initial) clock buffer-
ing elements by properly replacing some of the buffering elements with inverters
and the other with buffers is an effective way of reducing the power/ground


















Figure 1.2: The idea behind buffer polarity assignment. (a) Buffers exhibit high
IDD/ISS current at rising/falling edge of clock signal, while (b) inverters emit
high IDD/ISS current at falling/rising edge.
A buffer is a chain of unequally sized two inverters and exhibits current noise
as shown in Fig. 1.2(a); at the rising edge of clock signal, the buffer charges,
drawing a high IDD current while drawing a low ISS current. For inverters, the
opposite case happens as shown in Fig. 1.2(b). Thus, by mixing buffers and
1A buffering element is said to be assigned with a positive polarity or a negative polarity
if its output switches in the same direction as or in the opposite direction to that of the clock
source, respectively.
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inverters in the buffered clock tree, the designer is able to disperse the current
noise from/to IDD/ISS at rising/falling edge of clock signal. This migrates some
of the noise emitted in the rising/falling edge of the clock to falling/rising edge
of the clock so that the noise is dispersed over time, between the clock edges.
Based on this observation, several techniques of buffer polarity assignment have
been proposed [9, 10, 11, 12, 13, 14, 15].
Two critical flaws of all the previous works are (1) the unawareness of the
signal delay (i.e., arrival time) differences to the leaf nodes and (2) the ignorance
of the effect of non-leaf nodes’ current fluctuations on the total peak current
waveform. Clearly, not addressing (1) and (2) in polarity assignment may cause
a severely inaccurate peak current (or peak power/ground noise) estimation. By
addressing the limitations, we propose a completely new solution to the problem
of clock buffer polarity assignment with buffer sizing, employing a fine-grained
noise estimation technique, rather than using the peak current values only at
the four time sampling points of (VDD, rising), (VDD, falling), (Gnd, rising), and
(Gnd, falling) as adopted by the previous works. In addition, we further develop
an algorithm that can consider useful clock skew [16] for advanced systems with
high performance and low power.
1.4 Contributions of this Dissertation
In this dissertation, each chapter presents clock polarity assignment algorithms
and optimization techniques for solving SSN emitted by the clock trees. Specif-
ically:
In Chapter 2, bounded clock skew polarity assignment algorithm is devel-
oped. This algorithm integrates clock polarity assignment problem with clock
skew scheduling problem, which is achieved by combining clock buffer sizing
technique. Moreover, this formulation allows fine-grained modelling of the clock
5
noise waveform, which allows better exploitation of clock skew scheduling than
any other previous methods. Later in this chapter, the effects of clock polar-
ity assignment on simultaneous switching noise is investigated with extensive
experimental data. Here, the actual voltage fluctuations are observed and the
properties of noise, i.e., frequency response and power spectral density, is ob-
served.
Chapter 3 proposes an algorithm which can further improve the perfor-
mance of the system, by taking useful clock skew constraints into the problem
formulation. Unlike any other bounded clock skew based polarity assignment
methods, the new formulation can further take advantage of individual time
slack, enabling the reduction of noise compared to other known methods.
Lastly, in Chapter 4, the proposed polarity assignment algorithms are ex-
tended to cope with modern design environments, such as Multi-corner Multi-
mode operating scenarios, delay variations. Further, the ease of application of




Clock Polarity Assignment Under
Bounded Skew
2.1 Introduction
As it was introduced in Chapter 1, selectively assigning polarities to clock
buffering elements is an effective way of reducing the power/ground noise. This
migrates some of the noise emitted at the rising/falling edge of the clock to
falling/rising edge of the clock so that the noise is dispersed over time, be-
tween the clock edges. This is illustrated by Fig. 1.2. Based on this obser-
vation, several techniques of buffer polarity assignment have been proposed
[9, 10, 11, 12, 13, 14, 15].
Nieh, Huang, and Hsu [9] firstly proposed to assign positive polarity onto a
half of clock buffers and negative polarity onto the remaining half of the clock
buffers. Thus, they equally partitioned the clock tree into two subtrees and
replaced the buffering element at the root of the subtree with an inverter, so
that when the clock signal switches from 0 to 1 (or 1 to 0) all buffers on one
7
subtree charge (or discharge) current from VDD (or to Gnd) while all buffers
on the other subtree discharge (or charge) current to Gnd (or from VDD)
1
Even though this simple modification can reduce the total peak current over
the chip upto the limit, it is not able to effectively reduce the power/ground
noise in local regions. To overcome this limitation, Samanta, Venkataraman,
and Hu [10] used the physical placement information of the buffering elements
in determining buffers and inverters so that for local regions, roughly half of
the buffering elements are assigned with positive polarity and the other half
with negative polarity. Although this work is able to reduce the power/ground
noise greatly, sometimes it is likely to cause a large clock skew because the
effect of the different delays of inverters and buffers on the clock skew have
not been taken into account. Chen, Ho, and Hwang [11] observed that the
peak current occurs at the time when the clock signal arrives at the buffering
elements (i.e., leaves) that are directly incident to FFs, as validated by SPICE
simulation. Thus, they proposed a method of assigning polarities to the leaves,
using the physical placement information of the leaves, with the objective of
minimizing the power/ground noise while satisfying a minimum clock skew
constraint. In addition, the approach by Ryu and Kim [12] placed more weight
on the power/ground noise minimization than the clock tree embedding, thus
performed polarity assignment followed by clock tree construction. However,
this approach required wire overhead, which is about 5%. Kang and Kim [13]
considered the delay variations in the polarity assignment. They performed
polarity assignment which minimizes the power/ground noise while meeting the
skew yield constraint. Jang and Kim [14] proposed an integrated approach to
1The buffering elements directly connected to FFs are called leaf buffering elements or
leaf nodes and the other buffering elements are non-leaf nodes. Thus, the FFs connected to a
leaf buffering elements assigned with negative polarity should be replaced with negative-edge
triggered FFs.
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the polarity assignment with buffer sizing to further explore the design space.
Lu and Taskin [15] performed the polarity assignment to non-leaf buffering
elements as well as leaves. They reduced the peak current by using polarity
assignment to non-leaf nodes by 5.5% further, but the clock skew is significantly
sacrificed.
The two critical flaws of all the previous works [9, 10, 11, 12, 14, 15] are
(1) the unawareness of the signal delay (i.e., arrival time) differences to the leaf
nodes and (2) the ignorance of the effect of non-leaf nodes’ current fluctuations
on the total peak current waveform. Clearly, not addressing (1) and (2) in
polarity assignment may cause a severely inaccurate peak current (or peak
power/ground noise) estimation. By addressing the limitations, we propose a
completely new solution to the problem of clock buffer polarity assignment with
buffer sizing, employing a fine-grained noise estimation technique, rather than
using the peak current values only at the four time sampling points of (VDD,
rising), (VDD, falling), (Gnd, rising), and (Gnd, falling) as adopted by the
previous works. In this chapter, the new problem formulation with fine-grained
noise model is proposed and an algorithm to tackle this problem is presented.
2.2 Motivational Example
The leaf buffering elements, which have no other buffering elements as their
descendants, are the major contributor to the total peak current noise due to
their numbers, as it had been demonstrated by [11] and illustrated in Fig. 2.1.
Thus, this work focuses on assigning polarity only to the leaf buffering elements.
This section illustrates how the previous works on polarity assignment lack the
accuracy in estimating peak current.
Let us consider the problem of assigning polarity to the four leaf nodes on










Noise (Sum of IDD)
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Figure 2.1: The leaf buffering elements in the clock tree out-number the non-
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Figure 2.2: (a) A simple clock tree with four leaf nodes. (b) Its expected peak
current value. The fourth assignment (N,N,P, P ) produces the lowest value of
total peak current of 387µA. (c) Current waveforms by non-leaf nodes’ noise
unaware optimal polarity assignment (= (N,N,P, P ) in (b)) to leaf nodes. Dark
dotted line is the current waveform from leaf nodes only while blue solid line
shows the total current from all clock nodes. (d) Current waveforms resulting
from non-leaf nodes’ noise aware optimal polarity assignment (= (N,N,P,N)
in (b)) to leaf nodes.
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assignments obtainable by replacing each node with buffer or inverter. Their
corresponding values of total peak current can be computed by summing the
peak current values of each node, according to their polarities, where P and N
indicate positive and negative polarities, respectively.
From the table, we can see that the fourth assignment (N,N,P, P ) produces
the lowest value of total peak current, which is 387µA. The dark dotted curve
in Fig. 2.2(c) shows the accumulated current waveform of the leaf nodes for
the polarity assignment (N,N,P, P ). On the other hand, the blue solid curve
in Fig. 2.2(d) shows the accumulated current waveform of all nodes including
the two non-leaf buffers, from which we can see that the actual value of total
peak current is unbalanced, i.e., skewed to the left (at time = 2.2 ps), resulting
in the peak current of 691.79µA. However, the dark dotted curve in Fig. 2.2(d)
shows the current waveform of the leaf nodes when the polarity assignment
is (N,N,P,N), thus the peak is skewed to the right. The blue solid curve in
Fig. 2.2(d) which shows the resulting waveform of all nodes however has much
reduced peak current, which is around 542µA. This observation implies that
the current fluctuation by non-leaf nodes should be taken into account during
the process of polarity assignment of leaf nodes.
Another observation from the current waveforms in Fig. 2.2(d) indicates that
by knowing that some leaf nodes may switch at different times due to unequal
clock signal delays, the current fluctuation by the non-leaf nodes contributes
differently to the (accumulated) current waveforms at the time when the leaf
nodes switch. Thus, any time instance in a certain time interval (e.g., time in




Problem 1 (WaveMin). (Polarity assignment/buffer sizing for peak current
minimization) Given an available buffer type set B, an inverter type set I, a
sub-area that holds set L of leaf buffering elements, time sampling slots S, clock








s.t tskew(ϕ) ≤ κ
where tskew(ϕ) is the clock skew induced by mapping ϕ and noise(ϕ(ei), s) is the
value of peak current estimation at time sampling point s caused by the switch
of node ei when it is assigned with type ϕ(ei). noise(ϕ(ei), s) is assumed to be
independent of the mapping choice of ϕ(ej), i ̸= j.
Note that the set of time sampling slots S not only represents the discrete
sampling times of interest, such as the rising and falling edges of the clock
signal, but also the power line of interest, VDD and Gnd. For example, S may
have four slots, at VDD and Gnd, each of which having time samples at the
rising and the falling edge of the clock. As the size of S increases by including
more (meaningful) time sampling points, the peak current estimation would be
more accurate.
In the following, we show that the decision version of WaveMin problem,
decision-WaveMin, is NP-complete, by showing that the Partition problem,
which is a well-known NP-complete problem, reduces to decision-WaveMin.
Problem 2 (decision-WaveMin). For a WaveMin instance with (L,B, I, S, κ)
and a constant c, is there a mapping ϕ such that the value of (2.1) is less than
or equal to c?
Problem 3 (Partition). For a finite set A and a ‘size’ s(a) ∈ Z+ for each








Theorem 1. decision-WaveMin is NP-complete.
Proof. Firstly, decision-WaveMin in NP. When a problem instance and a
solution candidate ϕ is given, the noise(ϕ) computation and clock skew tskew(ϕ)
is achievable in polynomial time. Let us now map any instance A, s(a) of the
Partition into decision-WaveMin as follows, in polynomial time and space.
Let there be only one type of buffer/inverter in the library:
B = {b} and I = {v}
Two slots are allocated in the set of time sampling slots S, i.e, S = {t1, t2}
and |S| = 2. For set of leaf buffering elements L, allocate one element ei for
each element ai in A, so that |L| = |A|. Now, we define noise values so that
they correspond to s(a) values in Partition:
For all i = 1, 2, · · · , |L|,
noise(ϕ(ei) = b, t1) := s(ai)
noise(ϕ(ei) = b, t2) := 0
noise(ϕ(ei) = v, t1) := 0
noise(ϕ(ei) = v, t2) := s(ai)
κ :=∞, so that ei may be mapped freely without the clock skew constraints.









max {Noise(t1), Noise(t2)} (2.2)





in Partition, respectively, due to the way that noise is defined.
Finally, we define the noise constraint c := 12
∑
A s(a). Since noise(ϕ(ei), t) >
0∀i, for (2.2) to be less than or equal to c, c = Noise(t1) = Noise(t2) must
hold: while migrating noise from slot t1 to t2 decreases Noise(t1), Noise(t2)
must increase; Noise(t1) < c implies Noise(t2) > c and vice versa. Hence,
unless both the Noise values are equal to c, (2.2) > c.
The solution instance found by this mapping can be converted back to the
solution instance A′ in O(|L|) time, by adding ai to set A′ when ϕ(ei) = b.
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Figure 2.3: The effect of cell type change on sibling nodes. HSPICE simulations
modelling ISCAS’89 benchmark circuit s15850 was executed. The circuit had 4
leaf nodes, all of which had initial cell type of BUF X32. After replacing two of
them with INV X16, HSPICE simulation was executed again. The clock signals













Figure 2.4: Elmore delay analysis of sibling PA/sizing. (a) The clock tree branch




To simplify the approach, we assume that changing the cell type of a leaf node
has little impact on its sibling nodes. To verify this, HSPICE simulations mod-
elling ISCAS’89 benchmark circuit s15850 was executed. The circuit had 4 leaf
nodes, all having initial cell type of BUF X32. After replacing two of them with
INV X16, HSPICE simulation was executed again. This is one of the worst case
where half of the siblings have opposite polarity from the other half. In addi-
tion, the input capacitance of INV X16 is 4 times that of BUF X32 (BUF X32
has INV X1 at its input, in 45nm Nangate Library [19]).
For a simple analysis, the clock tree is depicted in Fig. 2.4. In (a), the clock
tree is shown. Each of the 4 leaf buffering element is driving their respective
loads. In (b), a simple circuit model of (a) is illustrated. Ro is the output
resistance of the parent buffer. R1, R2, R3 and R4 are the resistances of the
interconnection wire. C1, C2, C3 and C4 are the input capacitances of the leaf
buffering elements. Since the subtrees of each leaf are isolated from the others,
the error of delay computation is induced from the input side of the leaf buffers.
Let us assume that the buffering elements at C1 and C2 are replaced by inverters
and their capacitances became C ′1 and C
′
2. Assuming that the delay at C1 is
independent of the change in C2, the Elmore delay at C1 is computed as
Ro(C
′
1 + C2 + C3 + C4) +R1C
′
1 (2.3)





2 + C3 + C4) +R1C
′
1 (2.4)
The error is Ro(C
′
2 − C2). Generally, the error is related to the change in
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the total capacitance at the branch, (∆C1 +∆C2 +∆C3 +∆C4). This is true
in more elaborate circuit models. In the HSPICE simulation, let C3 = C4 = C
for BUF X32 and C ′1 = C
′
2 = 4C for INV X16. Then the change in the total
capacitance is 6C. The HSPICE simulation results are plotted in Fig. 2.3. The
clock signals of the two buffers (BUF X32) are plotted. The arrival time change
at the buffers are roughly 0.01 ns when the clock period is 1 ns (1 GHz). This
is only 1% of the clock period. Hence, in this work, we assume that it is safe
to independently optimize and change the polarity/size of each leaf buffering
element. However, to prevent high difference in the total capacitance at the
leaf buffer inputs, the designer must carefully choose the available buffer and
inverter library sets B and I.










s1 s2 s3 s4 s6s5
s7 s8 s9 s10 s11 s12
(a) (b)
Figure 2.5: Characterizing a buffer type in B. (a) A clock pulse is applied to the
input of the buffer. Then, the current waveforms of IDD and ISS, and the signal
propagation time TD of the buffer are measured and recorded. (b) Only the
‘hot spots’ of waveforms of IDD and ISS are captured as most of the non-zero
sampled values are located near the rising and falling edges of the input. In this
example, there are 12 sampling points, s1, s2, · · · , s12 and s1, · · · , s6 are from
IDD and s7, · · · , s12 from ISS. Inverter types in I are also similarly characterized.
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In the problem formulation of the previous section, an accurate character-
ization of the noise property is necessary for the solution of the problem, for
it is directly required in the computation of the objective function, (2.1). For
each buffer/inverter types in |B| and |I|, the noise parameters is characterized
as follows.
Fig. 2.5(a) shows a buffer type which is being characterized. By applying a
clock pulse to the input A, the current waveforms of IDD and ISS and the signal
propagation time TD of the buffer are measured and recorded as a data entry in
the lookup table for noise. CL is varied also, as the noise value depends on CL
as well. During optimization, linear interpolation method is used to construct
the required noise function, which correctly reflects the environment each leaf
buffer is situated. Note that it is possible to only capture the ‘hot spots’ of
waveforms of IDD and ISS since the sampled values in the current waveforms
are mostly zero and the non-zero values are located near the rising and falling
edges of the input. For example, in Fig. 2.5(b), times s1, s2, · · · , s12 are selected
as the time sampling points to form S in (2.1).
2.4.3 Overview of the Proposed Algorithm
Fig. 2.6 shows the flow of our proposed clock polarity assignment. The inputs
to our polarity assignment framework are a synthesized buffered clock tree,
libraries B and I, and clock skew constraint κ, from which the preprocessing
of extracting noise data and sampling points is performed.
With the input clock tree, all feasible intervals are extracted. Given a time
t and the clock skew constraint κ, the interval [t− κ, t] is said to be feasible if
for all leaf buffering elements in L, there exists at least one mapping ϕ such at
all the clock signal arrival times fall in the interval [t − κ, t]. The feasibility of























sizing of minimum noise
Figure 2.6: The flow of the algorithm to solve WaveMin problem.
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at least one buffer/inverter type x ∈ B ∪ I, such that for each leaf node ei ∈ L,
so that the arrival time t− κ ≤ arr(ei, x) ≤ t. The number of feasible intervals
are finite and bounded by |L| · (|B|+ |I|), when the mapping of buffer/inverter
type at each clock buffering elements generate unique arrival times for all clock
sinks. This step is run globally and ensures that the clock skew bound κ is met
globally.
In the next step, the clock buffering elements are partitioned into zones by
their locations. Since modern designs have a large number of leaf buffering ele-
ments, it may not be feasible to solve the noise computation and minimization
globally. Also, as clock noise is a local phenomenon related to the power de-
livery networks (PDNs), it makes sense to partition the problem with locality
information. The partitioning can be done by bisection, until there are only at
most N leaf buffering elements in each zone, where N is a parameter defined
by the designer. Or, the designer may divide the zones by reflecting the design,
e.g., by submodules. This issue is further discussed later in Section 2.4.6.
Now, the problem is solved by solving all of the subproblems defined by
a zone zi in the circuit and a time interval [t − κ, t]. For each subproblem, we
minimize the noise quantity defined as (2.1). However, finding the best mapping
ϕ in the zone is still a difficult task. We propose to map this problem as Multi-
Objective Shortest Path (MOSP) problem. Then the problem can be solved
with a fully polynomial ϵ-approximation algorithm devised by Warburton [17].
The algorithm is fully polynomial in both time and space criteria: O(rn3(n/ϵ)2r)
time and O(rn(n/ϵ)r) space where r is the arc weight dimension and n is the
number of vertices in MOSP graph. The formulation of the subproblem to the
MOSP problem is described in the next section.
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2.4.4 Mapping WaveMin Problem to MOSP problem
First, MOSP problem is formally defined.
Problem 4 (MOSP). Given a directed graph G = (V,A), r dimensional vector
weight w ∈ W (a) for each arc a ∈ A and two vertices s, t ∈ V , find all Pareto-
optimal paths2 from s to t, where the cost of a path is defined as the sum of
arc weights along the path.
Even for r = 2, it is known that the decision version of MOSP problem
is NP-complete [18]. Fig. 2.7 shows an example of converting an instance of
WaveMin in an interval [t1 − κ, t1] to a graph of MOSP problem. Column
Feasible types in the tables in Figs. 2.7(a) and (b) are the buffers and inverters
in B ∪ I that can be assigned to the corresponding sink in L without violating
clock skew constraint, and the numbers in the entries of the tables represent
the corresponding noise values of IDD and ISS. For example, the number (=
96) in the entry at location (e1, B1, s1) in Fig. 2.7(a) indicates that the peak
noise of IDD at time s1 is 96 when sink e1 is assigned with buffer B1, and the
number (= 75) in the entry at location (e4, I1, s3) in Fig. 2.7(b) indicates that
the peak noise of ISS at time s3 is 75 when sink e4 is assigned with inverter I1.
Note that the WaveMin instance has four time sampling slots s1, · · · , s4 where
s1 and s2 are the sampling slots for IDD noise waveform and s3 and s4 are for
ISS. The transformed MOSP graph of the WaveMin instance in Figs. 2.7(a)
and (b) is shown in Fig. 2.7(c). The MOSP graph has vertices with “row”
(representing sinks) and “column” (representing elements in B∪ I ) properties,
and each vertex corresponds to a distinct feasible assignment of a sink to a
buffer or inverter in B ∪ I in the WaveMin instance. For example, the vertex
labelled with e2B2 i.e., located at the intersection of row e2 and column B2
2It corresponds to finding all non-dominated paths in the graph. That is, paths for which
it is not possible to find a better total weight on a vector entry without getting worse on some










B1 B2 I1 I2
s1 s2 s1 s2 s1 s2 s1 s2
e1 B1, B2 96 6 82 5
e2 B2, I1 84 5 8 73
e3 I2 4 72









B1 B2 I1 I2
s3 s4 s3 s4 s3 s4 s3 s4
e1 B1, B2 3 83 5 80
e2 B2, I1 6 78 70 7
e3 I2 71 4













< · · · >
<82,5,5,80>
< 84, 5, 6, 78 >
< 8, 73, 70, 7 >
|S|
< 4, 72, 71, 4 >
< · · · >
<4,79,75,7>
< · · · >
<Noise caused by non-
leaf buffering elements> < · · · >
Figure 2.7: An example of converting an instance of WaveMin with interval
[t1−κ, t1] to an MOSP graph. (a) Computation of noise for IDD sampling slots,
(b) computation of noise for ISS sampling slots and (c) the converted MOSP
instance of the WaveMin subproblem.
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corresponds to the option of assigning sink e2 with buffer B2 in Fig. 2.7(a). A
vertex in row i has an incoming arc from every vertex in row i− 1. The MOSP
graph has two dummy vertices called src and dest. The src is directed to every
vertices in the first row and every vertex in the last row is directed to dest. For
an arc (u, v) where v is at row r and column c, the arc weight is defined as
w(u, v) = (noise(er, c, s1), · · · , noise(er, c, s|S|)). For example, any arc directed
to vertex e2I1 in Fig. 2.7(c) has arc weight of w(·, e2I1) = (noise(e2, I1, s1),
noise(e2, I1, s2), noise(e2, I1, s3), noise(e2, I1, s4)) = (8, 73, 70, 7), as shown in
the red box in Fig. 2.7(c). One exception is vertex dest. For the arcs directed
to dest, the arc weights are assigned to reflect the noise caused by the non-leaf
buffering elements of the clock tree to account for observations in section 2.2.
Algorithm 1 describes the conversion of a WaveMin instance to an MOSP
graph.
The multi-dimensional distance w(u, v) is assigned as the estimated noise
value when ϕ(row(v)) = col(v), hence the distance of path s ⇝ t represents
the (accumulated) noise, and the vertices in between the path indicate the
corresponding assignments. For example, if vertex e2B2 is on path s⇝ t, node
e2 should be assigned with a buffer of type B2. The degree of MOSP graph G is
O(|B|+ |I|) since a node can have at most |B|+ |I| incoming and outgoing arcs.
Therefore, the number of arcs in G is bounded by O(2(|B|+|I|)|L|+2) = O(|L|),
since there are only limited available types of buffers and inverters, meaning
that |B|+ |I| is a constant. Lastly, arc weight dimension r equals |S|.
The resulting problem is solved with Warburton’s algorithm [17] and all
approximated Pareto-optimal paths from s to t are found. Among the re-
trieved paths, we take the path with the minimum worst distance as our
WaveMin solution. The path is a valid solution to WaveMin problem because
the MOSP graph is directed acyclic since arc (u, v) exists between vertices u
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Algorithm 1 Conversion of WaveMin instance to MOSP graph.
1: function WaveMin 2MOSP(L, κ, noise,B, I, S)
2: V ← ∅; ▷ Vertices
3: A← ∅; ▷ Arcs
4: for ei ∈ L do ▷ Vertex construction
5: for type ∈ feasible subset of B ∪ I for ei do
6: // Allocate and place vertices at proper place
7: v ← new vertex();
8: row(v) ← i;
9: column(v) ← type;
10: V ← V ∪ {v};
11: end for
12: end for
13: Create and prepend a row, as the new first (0-th) row;
14: Place a dummy node src in the first row;
15: for r ∈ rows do ▷ Arc construction
16: q ← next row(r);
17: for all (u, v), where u ∈ r and v ∈ q do
18: a = (u, v);
19: A← A ∪ {a};
20: type = column(v);
21: // S is the set of sampling points
22: weight(a) ← noise(er, type, S);
23: end for
24: end for
25: r ← the current last row;
26: Create and append a row, as the new last ((r+1)-th) row;
27: Place a dummy node dest in the last row;
28: for all vertices u in row r do ▷ Arcs to dest vertex
29: Allocate and add a new arc (u, dest) in A;





and v only if row(v) and row(u) are adjacent. The overall runtime of War-
burton’s approximation algorithm is given as O(rn3(n/ϵ)2r) and substituting
r and n yields O(|S||L|3((|B| + |I|) · |L|/ϵ)2|S|). The final selection of min-
max solution among O(r(n/ϵ)r) Pareto-optimal solutions has execution time of
O(r × r(n/ϵ)r + r(n/ϵ)r) = O(|S|2((|B|+ |I|) · |L|/ϵ)|S|).
2.4.5 A Fast Algorithm
Algorithm 2 WaveMin-f: a fast greedy algorithm of WaveMin.
1: procedure GreedyMOSP(G(V,A))
2: sum(S) ← noise(non-leaf,S);
3: while |V | ≠ 0 do
4: best(S) ←∞;
5: best v ← nil;
6: for v ∈ V do ▷ Get least worsening v
7: next sum(S) ← sum(S) + noise(v, S);
8: if max(next sum(S)) < max(best(S)) then
9: best(S) ← next sum(S);
10: best v = v;
11: end if
12: end for
13: ei ← row(best v);
14: y ← col(best v); ▷ y: feasible buffer or inverter
15: Remove nodes in row ei from V ;
16: Assign leaf node ei with y;
17: sum(S) ← best(S);
18: end while
19: end procedure
In addition to using Warburton’s approximation algorithm, we propose a
fast version WaveMin-f with lower time and space complexity, as presented
in Algorithm 2. In contrast to WaveMin which tries to find an optimal or
approximate shortest path, WaveMin-f performs the polarity assignment ver-
tex by vertex basis iteratively, by selecting and assigning a buffer or an inverter
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with the “least noise-worsening” first from its current state. Let sum denote
the noise expectation contributed by the currently selected set of vertices in
the MOSP graph G(V,A) as well as all the non-leaf nodes in the clock tree.
Then, for each unselected vertex v ∈ V , M(v) = max(sum(si) + noise(v, si),
si ∈ S) is calculated and the vertex with the minimum M(v) is selected as the
vertex of choice in this iteration. For next iteration, sum is updated and the
other vertices in the same row as v are removed from V to prevent the leaf
node associated to v from further sizing or polarity assignment. The iteration
continues until there is no more vertex in V . The space used by WaveMin-f is
O(|S||L|) since there are O(|L|) vertices in the MOSP graph and the running
time is O(|S||L|2).
2.4.6 Zone Sizing/Partitioning Method
Zone partitioning was introduced into WaveMin as a heuristics to solve the
problems on large circuits by dividing the problem into smaller subproblems.
The method of partitioning can affect the optimization results. It is reported
in [14] that larger zones lead to better optimization results, since the optimizer
can take more leaf buffering elements into the scope of optimization.
Empirically, when each zone had roughly 5 to 10 nodes, this led to good
enough optimization results. However, as zone size increases, the gain saturates
and the size of subproblem instance becomes large, which in turn increases
the optimization time. Another factor to consider is that noise is a local phe-
nomenon affecting the PDN since one buffer can influence only a limited region
of the PDN. Having excessively large zones will decorrelate the peak current
metric from the actual VDD/Gnd voltage fluctuation.
Note that it is possible to optimize only the critical subregions of the chip
specified by the designer. Also, when the designer knows the peak current bud-
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get, the designer can provide this as an input to WaveMin to terminate the
optimization when budget is met.
2.5 Experimental Results
2.5.1 Experimental Setup
The proposed algorithms WaveMin and WaveMin-f have been implemented
in C++ language on a Linux machine and tested on ISCAS’89 benchmark
circuits. The benchmarks were synthesized using Synopsys’ Design Compiler
and clock trees were synthesized as zero skew trees (<10 ps clock skew in
HSPICE simulations) with Synopsys’ IC Compiler, using Nangate 45nm Open
Cell Library [19]. RC extractions were performed on IC Compiler and HSPICE
simulation was done on the clock trees. In addition, to synthesize ISPD 2009
Clock Tree Synthesis contest benchmarks, we have employed the algorithm in
[20].
We also implemented the best known bounded clock skew polarity assign-
ment algorithm PeakMin [14] for the comparison with our algorithms. All leaf
nodes were attempted to be assigned to any of BUF X8, BUF X16, INV X8,
and INV X16. The benchmark circuits were partitioned into a square grid of
zones, where the grid size had been determined empirically as 10× 10µm2. On
average, each zone contained 4.3 nodes for ISCAS’89 benchmarks and 4.9 nodes
for ISPD’09 benchmarks. In particular, benchmark design s35932 has 7.1 nodes
in each zone on average.
2.5.2 Noise Reduction
Table 2.1 summarizes the comparison of the results produced by PeakMin
[14] and WaveMin when clock skew bound is set to κ = 20 ps. VDD and Gnd
noises are the maximum voltage fluctuations observed in the power and ground
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Table 2.1: Comparison of results by PeakMin [14] and WaveMin when κ =
20 ps, ϵ = 0.01, |S| = 158. The column n denote the total number of buffering
elements, including both non-leaf nodes and leaf nodes and |L| is the number








s13207 58 50 6.45 7.25 -12.39
s15850 22 19 3.01 3.01 0.00
s35932 323 246 21.59 15.59 27.79
s38417 304 228 19.83 11.88 40.09
s38584 210 169 16.92 11.58 31.56
ispd09f31 328 111 75.50 62.17 17.66
ispd09f34 210 69 49.12 46.85 4.62
Average 15.62
grids, respectively. In summary, WaveMin reduces the peak current by 15.6%
on average.
Table 2.2 shows comparison with results by WaveMin using various time
sampling points and our fastWaveMin-f (|S| = 158). For |S| = 4, from ISS and
IDD waveform, two values from each current profile were obtained by extracting
the maximum value from the first and the second halves of the waveform. We
can see that the use of more sampling points leads to a further reduction in peak
current. Further, our fast greedy algorithm WaveMin-f produces result close
to that by WaveMin with 158 sampling points, but run time is significantly
fast.
2.5.3 Simulation on Full Circuit
To isolate the effects of the algorithm on the reduction of the peak current
emitted by the clock trees, HSPICE simulations in the previous section was

















































































































































































































































































































































































































whole system. While it is expected that optimizing the clock tree is expected
to reduce a significant amount of the total noise – clock trees consume roughly
30-50% of the total power [1, 2, 3] and the power consumption itself is the
source of the noise – we validate this assumption by simulating a full circuit.
Unoptimized WaveMin
Clock tree only Case A Case B
Full circuit Case C Case D
HSPICE simulations were done for the four cases as tabulated above. Bench-
mark circuit s15850 was synthesized and simulated. In cases A and B, only the
clock tree of the circuit was optimized and simulated whereas in cases C and
D, the rest of the circuit were simulated also. The input signals to the primary
inputs were generated randomly, each having 50% chance of switching at each
clock cycle. The fully synthesized circuit had total 385 cells and 4 of them were
clock buffers. Note that the power and ground networks were stabilized with
decoupling capacitors as described in section 2.6.1.
Fig. 2.8 shows noise waveforms of cases A and B, where A and B are pre-
sented as red and blue curves, respectively. v(n1) is the clock signal at a clock
sink and v(nv) and v(ng) are voltage fluctuations at the VDD and Gnd lines,
respectively. Similarly, Fig. 2.9 shows noise waveforms of cases C and D. Cases
A and B are consistent with the experimental results in the previous section and
successfully reduced both VDD and Gnd noise. In cases C and D, it is observable
that the noise reduction is still valid even when the combinational logics are
considered, although the peak-to-peak swing had increased, compared to cases
A and D.
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Figure 2.8: Noise waveforms of cases A and B, where A and B are presented as
red and blue curves, respectively. v(n1) is the clock signal at a clock sink and
v(nv) and v(ng) are voltage fluctuations at the VDD andGnd lines, respectively.
The peak-to-peak voltage swing is shown in left column labeled as (PP).
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Figure 2.9: Noise waveforms of cases C and D, where C and D are presented as
red and blue curves, respectively. v(n1) is the clock signal at a clock sink and
v(nv) and v(ng) are voltage fluctuations at the VDD andGnd lines, respectively.
The peak-to-peak voltage swing is shown in left column labeled as (PP).
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2.6 Effects of Clock Polarity Assignment on Simulta-
neous Switching Noise
Previously, noise reduction was focused on minimizing the peak current emitted
by the clock buffers. Although related to the peak current noise, the IR-drop
and the ground bounce phenomenon experienced by the circuit are voltage
fluctuations, rather than current flow. In this section, we take an in-depth look
at the voltage aspect of the noise and propose a method to compensate for the
weaknesses of the previously presented optimization methods.
2.6.1 Model of Power Delivery Network
Figure 2.10: Model of Power Delivery Network
Fig. 2.10 illustrates the power delivery network (PDN) model used in the
experiments. It is common to model the power networks in high performance
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ICs as an RL mesh. In the experiments, each grid cell was 10µm × 10µm in
size. The buffering elements were connected to the closest grid point. The RL
parameters are from [21], whereR = 0.007Ω/µm and L = 0.5pH/µm. The input
clock signal had 30 ps of slew and frequency of 1GHz. ISCAS’89 benchmark
circuits were synthesized using Synopsys Design Compiler and IC Compiler,
with Nangate 45nm open cell library [19]. To measure the voltage fluctuations
in the PDN, HSPICE simulation was executed on the benchmark circuits.
2.6.2 Peak-to-Peak Voltage Swing
Table 2.3: Peak-to-Peak voltage swing observed in ISCAS’89 benchmark cir-
cuits.
Circuit |L| Gnd noise (mV) VDD noise (mV)
Base Wavemin Imp. (%) Base Wavemin Imp. (%)
s13207 8 5.86 2.66 54.56 5.80 2.90 50.00
s15850 3 1.95 4.61 -135.61 2.10 1.70 19.05
s35932 50 39.68 81.86 -106.30 38.50 16.80 56.36
s38417 43 44.92 33.08 26.36 36.20 17.70 51.10
s38584 32 20.55 18.99 7.60 24.40 15.20 37.70
Average -30.68 42.84
Peak-to-Peak (p-p) voltage swing is a directly observable metric of the noise.
Table 2.3 summarizes the p-p voltage swing observed in the ISCAS’89 bench-
mark circuits. For each junction of the PDN grid, the voltage fluctuations over
time was observed and the difference between the maximum and the minimum
voltage values was taken as the p-p swing of that junction. The worst (largest)
p-p swing values among the junctions was captured as the p-p swing of the
circuit.
In all circuits, reductions in VDD noise were achieved. However, s15850 and
s35932 experienced Gnd noise degradation, as shown in Figures 2.11 and 2.12.
In these circuits, the one and only buffering element bound to the worst PDN
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junction was replaced from BUF X32 to INV X16. Although this is a down siz-
ing, the change of polarity increased Gnd noise while reducing VDD noise. This
can be compensated by introducing decoupling capacitors, as will be discussed
in the next section.
Synopsys, Inc. (c) 2000-2009
















































Figure 2.11: Noise waveforms observed in benchmark circuit s15850. The ma-
genta waveforms are from unoptimized input clock tree and the green waveforms
are that of the optimized clock tree. The first row is the ground voltage fluc-
tuations over time. The second row shows the power voltage fluctuations. The
last row is the input clock signal of the only buffer at the degraded junction.
2.7 Effects of Decoupling Capacitors
In designing high performance chips, decoupling capacitors are an effective
method of reducing the noise [22]. Combined with polarity assignment tech-
nique, embedding decoupling capacitors can further reduce the noise. Moreover,
36
Synopsys, Inc. (c) 2000-2009









































Figure 2.12: Noise waveforms observed in benchmark circuit s15850. The ma-
genta waveforms are from the unoptimized input clock tree and the green wave-
forms are that of the optimized clock tree. The first row is the ground voltage
fluctuations over time and the second row shows the ISS current of the only
buffer at the degraded junction. Even though the peak current is smaller for
the green waveform, the resulting voltage noise is much larger.




































































Figure 2.13: Modelling of the decoupling capacitors. Subscripts p and g refer to
power and ground paths, respectively. Superscripts r, b, p and c denote voltage
regulator, board, package and on-chip PDNs, respectively.
modelling the decoupling capacitors Cb and Cp in the PDN corrects the VDD
and Gnd imbalance observed in the previous section. In this section, we fol-
lowed the PDN model in [21], as depicted in Fig. 2.13, where the parameters
used in the experiments are defined in Table 2.4.
Cases and Notations Unoptimized WaveMin
No decoupling capacitor -C-W -C+W
With decoupling capacitor +C-W +C+W
The clock trees were optimized as the four cases tabulated above. Ta-
ble 2.5 summarizes the results, revealing the effects of decoupling capacitors
and WaveMin on peak current and VDD/Gnd noise (Cc = 10 pF). More re-
sults with different Cc values are in the Appendix B. Cases with (-C) denote
that the on-chip decoupling capacitor Cc is removed. By comparing rows of
cases (-C-W) and (-C+W), the effects of the off-chip decoupling capacitors Cb
and Cp can be observed: both VDD and Gnd noise are improved by WaveMin,
unlike the results in Table 2.3. By comparing rows of cases (-C+W) and (+C-
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Table 2.5: The effects of the on-chip decoupling capacitor and WaveMin on
noise. Cc = 10 pF
Circuit/Case
Peak current VDD noise Gnd noise
(mA) Vp−p(mV ) Vp−p(mV )
s13207/-C-W 10.56 27.70 25.65
s13207/-C+W 10.16 25.10 29.32
s13207/+C-W 7.34 33.70 25.02
s13207/+C+W 6.5 27.40 27.01
s15850/-C-W 5.61 14.40 18.09
s15850/-C+W 3.84 23.70 32.60
s15850/+C-W 3.9 17.30 14.52
s15850/+C+W 2.46 24.70 23.64
s35932/-C-W 49.22 120.10 113.52
s35932/-C+W 46.53 106.80 99.33
s35932/+C-W 32.78 120.30 102.45
s35932/+C+W 31.26 105.50 98.94
s38417/-C-W 47.22 109.4 109.18
s38417/-C+W 45.61 106.7 94.37
s38417/+C-W 31.35 111.9 95.57
s38417/+C+W 29.39 104 96.11
s38584/-C-W 39.94 96.6 97.92
s38584/-C+W 38.56 87.4 79.1
s38584/+C-W 26.68 105.7 86.34
s38584/+C+W 25.26 88.4 83.48
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W), the effectiveness of WaveMin compared to on-chip decoupling capacitor of
10 pF can be evaluated. In benchmark circuit s38417, they are on par whereas in
s38584, WaveMin outperforms the decoupling capacitor. On the other hand, in
s15850, the decoupling capacitor has better outcome. It can be said that polar-
ity assignment is roughly equivalent to decoupling capacitor of 10 pF. However,
the best case is combining both methods (+C+W), in all circuits. Note that
decoupling capacitors come at the cost of capacitor area whereas polarity as-
signment technique reduce buffer area, as it is shown in Table 3.1. In 45nm
technology, the capacitance density is 5-10 fF/µm2 for MOS capacitors3. This
implies that WaveMin is roughly equivalent to 1000µm2 of on-chip area.
2.8 Effects of Clock Polarity Assignment on Clock Jit-
ter
Theoretically, reducing the noise should stabilize the VDD and Gnd voltages,
improving the quality of the clock signal. However, with a small voltage drop,
the improvement was not measurable. The inductances of power delivery net-




c had been increased to 0.1 nH for the observation. Fig. 2.14
shows the jitter histograms from the unoptimized clock tree (left red) and opti-
mized clock tree, by WaveMin (right blue). The optimized clock tree has less
standard deviation than the unoptimized clock tree.
2.8.1 Noise in Frequency Domain
The p-p voltage swing was measured for all benchmark circuits while varying
the input clock frequency. Fig. 2.15 illustrates the results observed in circuit
s15850. The swing appears to be independent of the clock frequency. Running
AC analysis through HSPICE reveals that the power distribution network is
3Scaled the parameters given in Table 2.1 of [21].
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Figure 2.14: Jitter histogram observed in s38584. The red histogram on the left
is the jitter histogram of the unoptimized clock tree and the blue histogram on
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Figure 2.15: The frequency response of noise of benchmark circuit s15850, (a)





















Figure 2.16: HSPICE AC analysis result of clock frequency vs. noise at PDN in
circuit s15850
a high-pass filter with the cut-off frequency around 108-109 Hz (Fig. 2.16).
This verifies that, at the frequencies shown in Fig. 2.15, the response should
be constant. Altering buffer sizes and the clock polarity does not affect this
behavior, as verified by the results in Fig. 2.15(b). These trends also holds in
other ISCAS’89 benchmark circuits and similar plots were acquired.
Fig. 2.17 shows the power spectral density of the voltage fluctuations at the
center of the PDN mesh, when the frequency of the input signal is 1 GHz. The
red bars show the average power in the given frequency band. Both the unopti-
mized and optimized circuits have the peak powers around 100-1000 MHz band.
However, WaveMin tends to reduce power noise at higher frequencies (> 100
MHz). Although the average noise power at lower frequencies have increased,
considering that the horizontal axis is in log scale, the overall noise power have
decreased. Decoupling capacitor of 30 pF was used to acquire these plots. Power
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(a) Unoptimized (b) WaveMin
Figure 2.17: Power spectral density of the supply voltage fluctuations in s15850
spectral density plots of other benchmark circuits are in Appendix A.
2.9 Summary
In this chapter, a comprehensive graph-based algorithm for solving clock po-
larity assignment problem combined with buffer/inverter sizing, that supports
fine-grained peak current noise model was proposed. The experimental results
show that the algorithm reduced the peak noise by 15.62% on average, over
that by the best known method with coarse-grained noise model [14]. This is
attributed to the fact that the fine-grained model allows better exploitation of
the clock skew to further reduce the clock noise. Voltage fluctuations on VDD




Clock Polarity Assignment Under
Useful Skew
3.1 Introduction
While there are plenty of research works [23, 24, 11, 25, 12, 13, 14, 26, 27] that
addressed the polarity assignment problem, one common feature of all previous
works is that they are all global clock skew bounded 1 approach. However, for
high performance circuits, it is necessary to set a tight clock skew bound since
the available time margin is not enough. This means that it becomes much
harder to exploit the clock polarity assignment under the tight clock skew bound
constraint to minimize the noise. In contrast, the clock polarity assignment
under useful skew constraints will be more effective than the global clock skew
bound constrained polarity assignment in the sense that it is able to check the
setup and hold time constraints between sinks individually in the course of the
polarity assignment where some sink pairs have loose time margins while some
1(Global) clock skew is defined to the difference between the latest and the earliest clock
signal arrival times at the clock sinks.
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have tight ones.
The task of determining clock arrival times to every sink is referred to as
useful skew scheduling [16]. Note that even though there are several works (e.g.,
[28, 29]) that have utilized the clock skew scheduling to minimize the peak noise,
none of them have applied the clock polarity assignment combined with buffer
sizing. In this work, we propose a comprehensive solution to the problem of
clock polarity assignment integrated with buffer/inverter sizing to reduce clock
switching noise. Precisely, (1) we show the polarity assignment problem under
useful skew constraints is NP-complete; (2) we propose a clique search based
scalable algorithm that is able to trade-off between the solution quality and run
time; (3) the proposed algorithm produces library based (practical) solution, so
that the optimized buffers and inverters can be taken from the given library.
3.2 Motivational Example
Consider a small clock tree shown in Fig. 3.1(a). It has four clock sinks, each
of which has its distinct driving clock buffer. The initial clock signal arrival
times to DFF0 through DFF3 are 15, 11, 11, and 11, respectively, as indicated
by t0, t1, t2, and t3. Assume that the setup and hold time constraints are pre-
calculated and given in Fig. 3.1(b). Given that each of the four clock buffers
are initially a buffer instance of type B1, we can calculate the arrival time
change ∆t of its driven FF resulting from replacing it with an instance of other
buffer/inverter type, as shown in Fig. 3.1(c). Note that since two clock buffers
of the same type in different locations may drive different load capacitances,
even when they are to be replaced with another clock buffers of the same type,
it is practically required to separately calculate the two values of ∆t and their
peak power currents at the rising and falling edges of the clock signal (P+ and


















(a) Clock design with four clock buffers
-3 ≤ t0 − t1 ≤ 2
-5 ≤ t1 − t2 ≤ 4
-3 ≤ t0 − t3 ≤ 3
-4 ≤ t3 − t2 ≤ 2
-3 ≤ t2 − t0 ≤ 2




B1 0 10 3
B2 +2 12 3
I1 0 3 9
I2 +1 3 11





n0 n1 n2 n3 P+ P-
1 B1 B2 B2 B2 2 46 12
2 B1 B2 B2 I2 3 37 20
3 B1 B2 I2 B2 3 37 20
4 B1 B2 I2 I2 3 28 28
5 I1 B2 B2 B2 2 39 18
6 I1 B2 B2 I2 3 30 26
7 I1 B2 I2 B2 3 30 26
8 I1 B2 I2 I2 3 21 34
(d) Eight feasible polarity assignment with sizing
Figure 3.1: An illustration of clock buffer polarity assignment problem under
useful clock skew condition. (a) The input clock tree, (b) Setup and hold time
constraints between the sinks, (c) Buffer and inverter types in the library and
(d) The 8 feasible clock polarity assignment of the design (out of 44 = 256
search space) in (a) using the library in (c) that satisfies the time constraints
in (b).
46
in the example have the same ∆t, P+ and P- values.
Now, we are ready to perform polarity assignment/buffer sizing. In this
example, we resort to brute force method to exhaustively explore the design
space. Out of 44 combinations, it is found that only eight are feasible in that they
cause no violation to the constraints given in Fig. 3.1(b). The eight assignments
are listed in the table of Fig. 3.1(d). The upper bound values of power/ground
noise of an assignment are calculated by summing the P+/P- values given in
the library of the assigned types. After the computation of noise upper bounds,
the assignment with the minimum worst case (= 28 = min(max(P+, P−)))
noise is selected as the best assignment, which is assignment #4.
On the other hand, the previous clock polarity assignment and buffer sizing
algorithms can only take one clock skew bound for their clock skew specification.
Thus, to satisfy every setup and hold time constraint, the designer must select
the tightest constraint as the clock skew bound (=2 in this example). Under
this tight constraint, only assignments #1 and #5 are feasible, which results
in the peak noise of 39, which is 39% higher than that of the useful clock
skew optimization result. This example clearly shows that the bounded skew
approach may severely limit the exploration of search space and a useful clock
skew approach is essential to fully explore the search space in order to find a
clock polarity assignment with a minimal peak noise.
3.3 Problem Formulation
Problem 5 (UsefulMin). Given a buffer library B, an inverter library I,
a set L of leaf buffering elements, and a set S of time sampling slots, find a








under a set C of setup and hold time constraints:
LB(ei, ej) ≤ ti(ϕ)− tj(ϕ) ≤ UB(ei, ej), ∀i, j, i ̸= j
where LB(ei, ej) and UB(ei, ej) can be −∞ and ∞ respectively, if there is no
time constraint between ei and ej. The term noise(ϕ(ei), s) is the value of peak
current estimation at a time sampling slot s caused by the switching of ei when
it is assigned with ϕ(ei) ∈ {B ∪ I}.
Note that P+ and P- values in the motivational example are short names for
noise(ϕ, s1) and noise(ϕ, s2), respectively when |S| = 2, in which the peak
current noise sampling slots s1 and s2 will be used as the high/low periods in
the clock cycle. Increasing the number of time sampling slots can improve noise
estimation. Moreover, both IDD and ISS should be sampled as slots since the
objective is to minimize the worst current.
UsefulMin is an intractable problem, since UsefulMin is a more general
problem than WaveMin problem in Chapter 2. The formal proof are as follows.
By Theorem 1, the decision version ofWaveMin problem, decision-WaveMin
(Problem 2) is NP-Complete. The decision version of UsefulMin problem is
defined as follows:
Problem 6 (decision-UsefulMin). For aUsefulMin instance with (L,B, I, S, C)
and a constant z, is there a mapping ϕ such that the value of (3.1) is less than
or equal to z?
Theorem 2. decision-UsefulMin is NP-complete.
Proof. decision-UsefulMin is in NP since for a mapping result, (3.1) can
be computed in polynomial time. decision-UsefulMin is in NP-hard since
any instance of decision-WaveMin problem can be reduced to an instance of
decision-UsefulMin problem by converting the clock skew bound κ into the
set C of constraints for each pair of leaves, which can be done in O(|L|2)-time.
The solution instance obtained by solving the decision-UsefulMin instance
is directly compatible with decision-WaveMin.
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3.4 Proposed Algorithm
3.4.1 Integer Linear Programming Formulation and Linear Pro-
gramming Relaxation
While it is possible to formulate UsefulMin problem into 0-1 Integer Linear
Programming (ILP), the task of exploring feasible solutions can be transformed
into a variant of maximum clique search problem, as will be shown later. In this
case, Linear Programming (LP) relaxation heuristic is of little help; it is known
that the LP relaxation of unweighted maximum clique problem – weight in
UsefulMin problem being noise – yields poor solutions: the optimal solution
of LP relaxation has one of 0, 1, and 1/2 for each variable, which in most cases
only few of the variables have integer values. This makes the gap between the
optimal 0-1 ILP solution and the relaxed LP solution too large [30].
3.4.2 Formulating into Maximum Clique Problem
Consider the UsefulMin problem instance of the clock tree in Fig. 3.1, which
is then represented by a weighted graph G(V,E,W ) as shown in Fig. 3.2: (i) for
each pair (ni, Bj/Ij) of leaf buffers ni ∈ L and buffers/inverters Bj/Ij ∈ B ∪ I,
there is a unique vertex in V , and |V | = |L|×(|B|+ |I|); (ii) there exists an edge
in E between vertices (ni, Bj/Ij) and (nk, Bl/Il), i ̸= k, if and only if assigning
ni with Bj/Ij and nk with Bl/Il causes no setup and hold time violation. For
example, there is no edge between (n0, I1) and (n1, I2) in Fig. 3.2 since a precise
analysis leads to find the violation of −3 ≤ t0− t1 ≤ 2 in Fig. 3.1(b). Note that
the vertices in the same row in Fig. 3.2 have no edge between them. This forbids
a leaf buffer to be assigned to more than one type of buffer/inverter. In addition,
there will be edges between all possible pairs of nodes in rows marked n1 and n3
since there is no skew constraint at all in the initial clock tree between the sinks
corresponding to n1 and n3; (iii) weight wi ∈W assigned to a node (ni, Bj/Ij)
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represents the set of power/ground currents at the sampling slots in S when
Bj or Ij assigned to ni switches. Let wi(sj) be the power/ground current at
sampling slot sj when the buffer/inverter assigned to leaf buffer ei switches.
Then, the problem of finding the clock polarity assignment under the useful
skew constraints is equivalent to the problem of finding a clique Q ⊂ V of size


















n1 I1 n1 I2
Figure 3.2: Transformation of the problem instance in Fig. 3.1 into a search
problem in a graph G(V,E,W ).
Since there is no edge between the vertices in the rows of G in Fig. 3.2, the
problem of finding |L|-clique with the minimum value of (3.2) can be translated
to finding a maximum clique in G with the minimum value of (3.2). Thus, if
the size of maximal clique in G is less than |L|, there is no feasible polarity as-
signment that meets all useful skew constraints. For example, in Fig. 3.2, there
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are eight cliques of size 4 that can be found from the subgraph defined by ver-
tices {(n0, B1), (n0, I1)}, (n1, B2), {(n2, B2), (n2, I2)}, and {(n3, B2), (n3, I2)},
which correspond to the eight feasible assignments in Fig. 3.1(d). Among the
assignments, assignment #4 produces the least value of (3.2).
3.4.3 Scalable Algorithm for Clique Exploration
The problem of finding a maximum clique with least cost is known to be not
only intractable but also hard to approximate [30]. Hence, we propose to employ
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Figure 3.3: The flow of UsefulMin algorithm.
We start by mapping the UsefulMin problem instance to a maximum
clique problem instance. To use local search heuristic, we first need to find an
initial clique of cardinality |L| to start the local search. A trivial solution is the
unoptimized one, where no buffers are changed. However, note that, since the
initial clique for the local search determines the quality of the final solution,
it is desirable to use a previous skew bound constrained clock polarity assign-
ment/buffer sizing algorithm to find an initial clique. Then, we iteratively search
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for cliques that yield better results. We search them by finding K-neighbors of
the clique found in the current iteration. Clique X is called a K-neighbor of Y
if X can be formed by replacing K or less vertices of Y. Since the designer is
able to control the value of parameter K, it is possible to trade-off between the

























(|B|+| I |)K=12 neighbor clique candidates.|z1|
K(    )
The leaf node is checked against all other nodes,
invalid clique candidates are discarded.
Figure 3.4: An example of illustrating the procedure of UsefulMin algorithm. (a)
The first zone z1 is optimized. Each of the 2-neighbor clique candidates is checked if
it forms a clique globally. (b) Among the candidates, the one with the least value of
(3.2) is frozen and the optimization continues to z2. (c) All zones are optimized. The
optimization restarts from z1. (d) A better assignment in z1 has been discovered. (e)
UsefulMin terminates when no improvement is made.
Fig. 3.4 shows an example execution of UsefulMin algorithm. Assume that
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K = 2 and |B|+ |I| = 2. The leaf buffering elements are partitioned into zones
by their locations. In Fig. 3.4(a), zone z1 is optimized. Since there are |z1|(= 3)




(|B|+ |I|)k = 12 2-neighbor
clique candidates are generated from this zone. Each candidate is then checked
if it globally forms a clique. Among the candidates that form cliques, the one
with the least value of noise ((3.2)) is frozen and the optimization continues
to the next zone, as shown in Fig. 3.4(b). This process continues until there
are no more zones to optimize, as shown in Fig. 3.4(c). Since the new clique in
Fig. 3.4(c) has new neighbor cliques, the zone-by-zone optimization is repeated,
subsequently generating results in Fig. 3.4(d) and Fig. 3.4(e).
Theoretically, raising K increases the search space significantly since the




(|B| + |I|)K). However, by re-
flecting the fact that noise is a local phenomenon, we can partition the leaf
buffers in L into zones by their proximity and perform the optimization in
zone-by-zone manner, which greatly reduces the search space: for each zone, we
find K-neighbor cliques where the K vertices are only chosen from the zone.
From the K-neighbors, we keep the neighbor clique with the least noise as the
new best clique and move on to the next zone. When all zones are visited, we
start the search again from the first zone, as the new best clique may have
better neighbor cliques. This exploration is repeated until no improvement is
made.
The run time analysis of the zone based algorithm is as follows. Suppose
there are |Z| zones. Then, there are n = |L|/|Z| leaf nodes in each zone on





(|B| + |I|)K) K-neighbor candidates for each
zone, O(nK−1(|B|+|I|)K |L|)K-neighbors are searched in the whole circuit. The
overall runtime of a single iteration is O(nK−1(|B| + |I|)K |L|) × (O(K|L|) +
O(2|S|)), where O(K|L|) time is used for checking if the new set of vertices
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form a clique and O(2|S|) is for incrementally computing noise. Simplifying the
expression yields O(KnK−1(|B|+ |I|)K |L|2), assuming |S| is much smaller than
K|L|. Although setting K = 1 greatly reduces execution time, it is desirable to





















s1423 s5378 s13207 s15850
WaveMin ILP UsefulMin
(a) Execution time (b) Peak current
Figure 3.5: Normalized comparison of UsefulMin, conventional WaveMin,
and optimal ILP formulation. ISCAS’89 benchmarks were used since ISPD’10
benchmarks were too large for the ILP solver. In small circuits, the heuristic
iteration can take longer than ILP (0.18s vs. 0.25s for s15850). However, as
circuits become larger, ILP overtakes (3.9s vs. 0.8s in s5378, where s5378 is the
largest of the 4 benchmark circuits).
The proposed algorithm UsefulMin was implemented in C++ language
on a Linux machine. Clock trees were generated for ISPD’10 high performance
clock network synthesis contest benchmarks with the algorithm in [20], using
Nangate 45nm Open Cell Library [19] and employing only BUF X8 as buffering


















































































































































































































































































































































































































































































































































































































































































































































Exec. Time (s) Noise (mA)
Figure 3.6: The effect of parameter K on the optimization of circuit 05 in
ISPD’10 by UsefulMin algorithm.
circuit/individual clock skew constraint information, the setup and hold time
constraints were generated randomly within [60, 90] ps range for upper bounds
and [-90, -60] for lower bounds. To compare the results with that of a skew
bound constrained clock polarity assignment/buffer sizing approach, WaveMin
was selected. We set buffer library B = {BUF X4, BUF X8, BUF X16} and
inverter library I = {INV X4, INV X8, INV X16}. Leaf buffering elements
were partitioned into zones by their locations, recursively bisecting each zone
until every zone had 10 or less leaf buffers. After polarity assignment, HSPICE
simulation was run on the clock trees to measure the peak noise current.
3.5.2 Assessing the Performance of UsefulMin over Wavemin
The simulation results are summarized in Table 3.1. # Constr. and skew range
columns show the information on clock constraint generation. For each bench-
mark, clock skew constraints were randomly generated so that the number of
constraints is equal to 10 times the number of clock sinks, where the absolute
value of upper and lower bound of the constraints are given as the skew range
column. Since WaveMin is a clock skew bounded algorithm, it was run with
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the tightest clock skew bound (=60 ps). UsefulMin used the solution from
WaveMin as its initial clique and searched neighbor cliques with K = 5. Over-
all, the algorithm reduces the peak noise by 49.1% and 10.9% further on average
over that of no polarity assignment and the conventional polarity assignment,
respectively. On average UsefulMin reduces the power by 4.9% over that of
WaveMin. The minimum and maximum average power improvement are -2.5%
in circuit 03 and 12.5% in circuit 02, respectively, which reveal similar trend to
that of the area improvement. Fig. 3.5 compares UsefulMin algorithm with
optimal ILP formulation. For the ILP solver, SCIP [32] was used. The two
curves in Fig. 3.6 show how UsefulMin algorithm trades the noise value with
the run time as the setting of parameterK changes in the module ofK-neighbor
clique search. It reveals that UsefulMin algorithm can effectively control the
noise quality while taking into account the execution time.
Finally, Fig. 3.7 shows the geometric distributions of the voltage fluctuation
in circuit 07 in ISPD’10 optimized byWaveMin and UsefulMin. The compar-
ison shows that by carefully spreading buffers and inverters while meeting all
local skew constraints, UsefulMin reduces the regional noises more effectively
than the other.
3.6 Summary
In this chapter, a scalable solution to the problem of the clock polarity assign-
ment under useful clock skew constraints is proposed. Unlike the conventional
(global) clock skew bound constrained approaches, the new method exploited
individual clock skew constraints to further reduce the peak current. Precisely,
we formulated the problem into the maximal clique exploration problem and
employed a K-neighbor search scheme to trade-off the run time and quality of





































Figure 3.7: Geometric distribution of voltage fluctuation in circuit 07 in ISPD’10. Units
are in Volts. (a) WaveMin optimized the voltage drops successfully. (b) UsefulMin
optimized the noise further by exploiting useful skews. Subfigures (c) and (d) show a
small section of the clock tree near grid (0, 4). Initially, all of the buffering elements are
BUF X8. Then, (c) WaveMin replaces many leaf nodes with buffers and inverters of
different sizes for noise reduction. (d)UsefulMin discovers that it is possible to further
reduce noise by removing BUF X16 (cyan triangle) in (c) and allocating BUF X8 (blue
triangle).
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the proposed approach would be useful in mitigating the clock noise, which oth-
erwise the conventional polarity assignment approaches could rarely achieve.
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Chapter 4
Extensions of Clock Polarity
Assignment Methods
4.1 Coping With Thermal Variations
4.1.1 Introduction
The non-uniform temperatures on a chip as well as the significant on-chip ther-
mal gradient which are occurring during the execution of chip circuits of high
power density are the main cause of the high delay variations [33]. Since the
clock nets are one of the most sensitive signals to the delay variations caused by
the thermal variation [34, 35], it is important to consider the effect of thermal
variation on the polarity assignment in the clock tree synthesis. There are a cou-
ple of works which have considered the clock tree synthesis under the thermal
variation. Taco [36] constructed a tree that balances the clock skew under the
two given static thermal profiles, one uniform and the other worst. The reason
of choosing only the two thermal profiles is that analyzing and optimizing all
the transient thermal profiles between the two profiles is an extremely difficult
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task. Burito [37] then extended the Taco’s work to the clock tree synthesis
in the 3D IC designs.
4.1.2 Proposed Method
In this section, we extend WaveMin as WaveMin-t to cope with thermal vari-
ations, by adjusting the clock signal arrival times through buffer/inverter sizing.
The major difference between our work and the works in Taco and Burito
is that the task of Taco and Burito is to restructure the initial clock tree
routing with the objective of minimizing the additional clock wirelength while
balancing and minimizing the clock skew of the worst thermal profile, whereas
the task of WaveMin-t is to determine the buffer sizing and polarity assign-
ment with the objective of minimizing the power/ground noise while satisfying
the clock skew constraint under the thermal variation. That is, WaveMin-t
preserves the routing of the initial clock tree.
Let us suppose that we are given M chip thermal profiles P1, P2, · · · , and
PM which are extracted during the execution of the circuits in the chip, where
we assume P1 is the uniform (lowest) temperature profile of the circuit just
before the execution. Then, the thermal profiles may produce different clock
skews on the same clock tree, causing clock skew variation. This means that
our thermal aware polarity assignment and buffer sizing requires to satisfy the
clock skew constraint under every thermal profile. (Note that the value of peak
current, for the same buffer sizing and polarity assignment, may go down as
the chip temperature goes up due to the increase of the delay.) However, since
the places in which the buffer sizing and polarity assignment are confined to
the relatively small and short-distance regions that contain the sink buffering
elements, we assume that the peak current for a solution of polarity assignment
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and buffer sizing is invariant with respect to the temperature.1 The problem
we want to solve for a sub-area on a chip can be stated as:
Problem 7 (Thermal aware polarity assignment and buffer / inverter sizing
for noise minimization). For a sub-area that contains a set L of sink buffering
elements, a buffer type set B, an inverter type set I, thermal profiles P1, P2,
· · · , and PM , and clock skew bound κ, find a mapping function ϕ : L 7→ {B∪ I}








s.t. tskew,j ≤ κ,∀j = 1, · · · ,M
where tskew,j = maxi=1,··· ,|L|(arr maxj(ϕ(ei))) - mini=1,··· ,|L|(arr minj(ϕ(ei))),
in which arr maxj(ϕ(ei)) and arr minj(ϕ(ei)) represent the latest arrival time
and the earliest arrival time from the clock source to FFs that are connected
directly to ei under thermal profile Pj, respectively and noise(ϕ(ei, s)) indicates
the amount of peak current on ϕ(ei) under P1 at time sampling slot s.
We solve the problem of satisfying all the clock skew constraint under
all thermal profiles P1, P2, · · · , and PM by manipulating feasible time in-
tervals as follows: For each Pj , we generate all the feasible time intervals.
Let us denote the set of feasible time intervals corresponding to Pj by Hj
= {H(t(j,1)), H(t(j,2)), · · · }. In addition, let C(j,k)(ei) denote the set of buffers
and inverters such that the values of arr max(·) and arr min(·) for their as-
signments to sink ei ∈ L are in H(t(j,k)) in set Hj . Then, by the definition of
feasible time intervals, C(j,·)(ei) ̸= ∅, for each sink ei ∈ L and time interval
H(t(j,·)) ∈ Hj . Each feasible time interval is characterized by its C(j,·)(ei)’s.
Definition 1 (Intersection of feasible time interval sets). The intersection,
denoted as H(j,l), of two feasible interval sets Hj and Hl is defined as the set of
the intersection, denoted as H(t(j,l,·)), of every pair of their elements H(t(j,·)) ∈
1In our work, the peak current value under the initial thermal profile P1 is used as the
representative value of peak currents over all thermal profiles, which can in fact be used as an
upper bound of the peak currents under P2, · · · , PM because the temperature on P1 is the
lowest.
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Hj and H(t(l,·)) ∈ Hl, (The intersection of two feasible time intervals H(t(j,·))
and H(t(l,·)) is characterized by the set intersection C(j,·)(ei)∩C(l,·)(ei) for every
sink ei ∈ L.), and satisfying that H(t(j,l,·)) is a feasible time interval. (H(t(j,l,·))
is called a feasible time interval for H(t(j,·)) and H(t(l,·)) of thermal profiles Pj
and Pl if C(j,·)(ei) ∩ C(l,·)(ei) ̸= ∅ for every ei ∈ L.)
WaveMin-t will compute the intersection of all feasible time interval sets
of P1, P2, · · · , PM incrementally: H(1,2) is obtained from H1 and H2. H(1,2) is
then intersected with H3 to produce H(1,2,3). This process is repeated until the
intersection produces an empty set or H(1,2,3,··· ,M) is produced. The generation
of empty set in the process of intersection means that there is no feasible time
interval which satisfies the clock skew constraint under all thermal profiles P1,
P2, · · · , PM . In that case, it may be needed to relax the clock skew constraint
by increasing the value of κ and repeat the intersection operation. The next
step is then to convert the problem into MOSP problem with the feasible time
intervals in H(1,2,3,··· ,M).
The example in Fig. 4.1 illustrates the intersection of feasible time intervals.
Suppose we have extracted three thermal profiles P1, P2, and P3 where it is
assumed that they are the thermal instances at the beginning, in the middle,
and at the end of the execution of chip circuit, respectively. Further, suppose
that there are five sinks e1, · · · , e5, three types of buffer b1, b2, b3, and three
types of inverter i1, i2, i3. Fig. 4.1(a) shows an example of the sets H1, H2, and
H3, of feasible time intervals produced by feasible interval generation phase of
WaveMin for the clock trees of P1, P2, and P3 under the same clock skew
bound.2 Fig. 4.1(b) then shows the result of H1 ∩ H2, which is H(1,2), where
two time intervals are feasible. Then, by intersecting each of the two feasible
time intervals with that in H3, we produce the two time intervals as shown
2We can see that as the thermal profile changes by the execution of circuit, the number
of candidate buffers and inverters on the feasible time intervals is reduced. This is because of
the increase of clock delay variation.
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Profile P1 Profile P2 Profile P3
H1(43) H1(44) H2(59) H2(53) H3(74.3)
e1
b1 b1 b1, b2
i1 i1 i1 i1
e2
b1, b2, b3 b2, b3, b4 b2, b3 b3, b4 b2, b3
i1, i2 i2, i3 i1, i2, i3 i3 i1
e3
b2, b3 b3, b4 b3, b4 b3, b4 b3
i1, i2, i3 i2, i3 i2, i3 i3 i2
e4
b1, b2, b3 b2, b3 b1, b2 b2 b1
i2, i3, i4 i3, i4 i3, i4 i3
e5
b1, b2 b1, b2 b1, b2 b1, b2 b1, b2
i1 i1 i1 i4
(a) H1, H2, and H3.
H(1,2) H(1,2)(43,59) H(·)(43,53) H(·)(43,59) H(·)(43,53)
e1 ∅ ∅i1 i1
e2
b2, b3 b3 b2, b3 b3, b4
i1, i2 i2, i3 i3
e3
b3 b3 b3, b4 b3, b4
i2, i3 i3 i2, i3 i3
e4
b1, b2 b2 b2 b2
i3, i4 i3 i3, i4 i3
e5
b1, b2 b1, b2 b1, b2 b1, b2
i1 i1
feasible feasible












b1, b2 b1, b2
feasible
(c) H(1,2,3) produced from (b) and (a).
Figure 4.1: An example illustrating the derivation of feasible time intervals
under multiple thermal profiles. 64
in Fig. 4.1(c), in which the first one is feasible. Finally, the MOSP phase of
WaveMin will be applied to the feasible interval.
WaveMin-t: Thermal aware polarity assignment and buffer sizing
Inputs: (L, B, I, κ, P1, · · · , PM )
/* P1, · · · , PM : thermal profile */
Output: a mapping function ϕ
generate the list of feasible intervals for each P1, · · · , PM
to produce feasible interval sets Hi, i = 1, · · · ,M ;
produce H(1,2) by H1 ∩H2;
for (each Hi, i = 3, · · · ,M) {
produce H(1,2,··· ,i) by H(1,2,··· ,i−1) ∩Hi;
if (H(1,2,··· ,i) = ∅) return “no solution”;
}
apply MOSP phase of WaveMin to H(1,2,··· ,M);
return ϕ(·) of H(t(·)) ∈ H(1,2,··· ,M) with minimum pmaxH(·);
Figure 4.2: The procedure of WaveMin-t: considering the effect of thermal
variation.
Fig. 4.2 summarizes the procedure of WaveMin-t which consists of three
steps: (Step 1) applying the feasible interval generation phase of WaveMin
to compute all the feasible intervals of thermal profiles, (Step 2) iteratively
intersecting the feasible time intervals to produce a set of feasible time intervals
that satisfy the clock skew constraint under all thermal profiles, and (Step 3)
applying MOSP phase of WaveMin to find a solution of polarity assignment
and buffer sizing with least peak current among the feasible time intervals
obtained in Step 2. Since each Hj contains at most |L| · (|B| + |I|) number of
feasible time intervals and the intersection of two feasible time intervals can
be computed by O(|L| · (|B|+ |I|)) with O(|B|+ |I|) time for set operation of
each ei ∈ L, The computation time of H(j,l) is bounded by O(|L|3 · (|B|+ |I|)3).
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(c) P4 (t = 5.0ms) (d) P5 (t=10ms)
Figure 4.3: Maps of thermal profiles P2, P3, P4, and P5 for s38584.
To produce a set of thermal map instances, we performed thermal simu-
lation by using the ADI-based thermal simulator package in [39]. For testing
ISCAS’89 benchmark circuits, the power density of each thermal node is ran-
domly assigned to a value in between 1.85× 1014W/m3 and 5.54× 1014W/m3,
as suggested by the example input specification [38] of the simulator. In ad-
dition, the position and geometric information is given to the simulator by
∆x = 100µm and ∆y = 100µm, and the size to contain circuit by 6000µm ×
6000µm. We extract the thermal simulation profiles at the times of 0, 13, 25, 50,













































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































P6, respectively. We set the time increment parameter ∆t in the simulator [39]
to 100ns, thus the duration of circuit execution for the last profile P6 being t =
20ms. For example, Fig. 4.3 shows the thermal maps of P2, P3, P4 and P5 for
circuit s38584. The minimum and maximum temperature, and the average and
standard deviation of the temperature under each thermal profile are shown in
Table 4.1. With the assumption that the thermal variance has negligible effect
on unit length capacitance, we calculate the interconnection wire resistance per
unit length by equation [35]:
r = ρ0{1 + β · T (x, y)} (4.2)
where ρ0 is the unit resistance per unit at 0
oC, β is the temperature coefficient
of resistance (1/oC), and T (x, y) is the temperature at point (x, y). In this
experiment β = 0.0068(1/oC) [40]. For wire model, the π network is used for

























Figure 4.4: The curves showing the changes of peak current values as the number
of thermal profiles considered increases from P1 only (marked as P1), P1 and
P2 only (marked as P2), · · · , finally P1 through P6 (marked as P6 with skew
bound = 50 ps (i.e., results in Table 4.2).
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WaveMin-t is then applied to each of thermal profiles, followed by perform-
ing SPICE simulation to produce the noise data. Table 4.2 shows the values of
peak currents and clock skews for different sets of profiles under the clock skew
bound of 50 ps. The red colored number in each entry of peak current column
indicates the worst peak value among the profiles in the corresponding column.
From the two tables, we observe a consistent trend: the peak current increases
(or decreases) as more (or less) thermal profiles are considered. Finally, Fig. 4.4
shows how the peak current values change as the circuit execution is performed,
starting from considering P1 only, considering P1 and P2 only, · · · , finally con-
sidering P1 through P6 for circuits s5378, s9234, and s13207 with skew bound
= 50 ps.
4.2 Coping with Delay Variations
4.2.1 Introduction
In sub-45nm CMOS technology nodes, the effect of process variation is one of
the most important factors that must be taken into account in clock tree syn-
thesis/optimization. The clock signal arrival times at the sinks and the clock
skews are random variables and their deviations are becoming more and more
difficult to control as the technology scales down. Process variations of chan-
nel length/width, oxide thickness, threshold voltage, and wire width/thickness
affect the delay variation of interconnect produces up to 25% of clock skew
variation [41].
Traditionally, worst-case timing analysis is used to consider the delay varia-
tion caused by the process variation. However, as the delay variation increases,
the timing margin given by designer based on the analysis occupies a significant
portion of clock timing, causing to degrade circuit performance. To cope with
the worst-case timing analysis, the statistical static timing analysis (SSTA)
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has been developed. By computing the delays as random variables, the excess
margins were successfully removed [42, 43, 44].
In this section, we demonstrate that the proposed polarity assignment frame-
work can be extended for yield aware polarity assignment. Although several
methods of polarity assignment had been proposed, relatively less attention
has been paid to process variations. In [25], Lu and Taskin reported clock skew
at the worst corner. By greedily finding the paths that have the greatest differ-
ence of clock arrival times and tuning the buffer polarity associated with the
paths after the initial clock polarity assignment, they were able to trade-off the
worst corner clock skew with increased noise. In [13], Kang and Kim proposed a
more systematic approach. They used statistical static timing analysis (SSTA)
on the clock tree to examine the yield of each pair of the leaf buffering elements.
Precisely, they calculated the statistic arrival time difference for each pair of
leaf buffers which were optimized to satisfy the yield constraint, while noise was
minimized heuristically. However, the heuristic has no direct control over the
design yield, which is the global clock skew of the whole clock tree.
4.2.2 The Impact of Process Variations on Polarity Assignment
Table 4.3: The impact of process variations on clock skew
Circuit
µ (ps) σ (ps)
PeakMin WaveMin PeakMin WaveMin
s13207 5.88 5.88 1.58 1.59
s15850 42.99 4.53 10.94 1.97
s35932 106.2 120.69 11.58 14.02
s38417 94.72 119.61 11.76 11.97
s38584 80.45 85.5 10.17 9.86
ispd09f31 78.68 78.31 15.36 15.15
ispd09f34 68.48 65.86 15.11 15.14
Monte Carlo simulations were run on the clock trees obtained by PeakMin
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Table 4.4: The impact of process variations on peak current noise
Circuit
µ (mA) σ (mA)
PeakMin WaveMin PeakMin WaveMin
s13207 7.56 7.56 0.36 0.36
s15850 1.15 3.11 0.1 0.23
s35932 24.2 14.82 0.99 1.73
s38417 16.65 12.54 0.38 0.44
s38584 16.86 16.41 0.52 0.71
ispd09f31 62.04 65.07 4.34 2.77
ispd09f34 42.8 44.11 3.22 3.28
[14] and WaveMin in Chapter 2, where the trees were optimized with κ = 100
ps and |S| = 158, for the investigation of the process variations on the optimized
clock trees. Wire widths, wire lengths, buffer/inverter widths, and threshold
voltages were randomized in which all the variables follow the Gaussian random
distribution of N(µ, σ2), where µ is the variables’ respective nominal value and
σ satisfies σ/µ = 5%. For each benchmark circuit, 1000 randomized instances
were generated for HSPICE simulations.
On average, 95.5% and 83.9% of the clock trees produced by PeakMin and
WaveMin satisfied the clock skew bound κ, respectively. This can be observed
in Table 4.3; the results by WaveMin has larger average clock skews. This is
because some of the circuits optimized by WaveMin had the nominal clock
skews that were very close to κ, so that they were more sensitive to the varia-
tions; WaveMin tries to disperse the noise waveform over time slots, but this
leaves less room for variations.
4.2.3 Proposed Method for Variation Resiliency
Here, we propose a design yield aware polarity assignment heuristic,UsefulMin-
V. The design yield is defined as the probability of the whole clock tree satisfying
the global clock skew constraint κ. Given the design yield constraint γ, we make
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the following modifications to UsefulMin:
• In mapping the problem to a maximum clique problem, we create an edge
when the pair of vertices in the graph satisfy the clock tree yield constraint
γ.
• During the local search, the cliques now have two parameters noise and
yield.
– When the current best clique doesn’t satisfy the design yield γ, the
clique with higher yield is kept as the best clique.
– When the current best and the neighbor cliques both satisfy γ, we
keep the one with lower noise.
The γ parameter constraining each edge in the first step provides initial
filtering, since even one leaf pair that does not satisfy γ is enough to lower the
yield of the whole clock tree below γ. This corresponds to finding pair choices
that meet the pairwise yield constraint in Kang’s [13] algorithm.
The design yield is verified in the second step for each clique found in the
graph. This ensures that yield γ is satisfied for the whole clock tree. The final
yield depends on the initial clique at the start of the local search. To improve
the resulting yield, the local search may be started from the unoptimized clock
tree, as the single polarity clock tree is likely to have a high yield.
4.2.4 Experimental Results
Since both skew tuning [25] and pairwise [13] methods are incapable of buffer
sizing, we defined B = {BUF X8} and I = {INV X4}. INV X4 was chosen
so, as it had the closest matching clock signal propagation delay to BUF X8.
Like other experiments, useful clock skew constraints were randomly generated
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Table 4.5: Average peak current of the optimized clock trees by skew tuning
[25], pairwise optimization [13] and UsefulMin-V.
Benchmark
γ
Average Peak Current (mA)
Circuit Tuning [25] Pairwise [13] UsefulMin-V
01 0.83 120.10 123.68 92.93
02 0.39 222.75 230.50 195.54
03 0.98 50.40 51.10 51.47
04 0.98 54.79 55.43 58.77
05 0.98 27.93 27.78 27.92
06 0.98 39.54 39.65 40.12
07 0.98 59.76 62.09 66.45
08 0.98 47.59 47.45 45.40
Table 4.6: Design yield of the optimized clock trees by skew tuning [25], pairwise




Circuit Tuning [25] Pairwise [13] UsefulMin-V
01 0.83 76.4 73.1 81.1
02 0.39 28.6 27.2 39.4
03 0.98 94.9 93.8 98.6
04 0.98 94 94.4 98.9
05 0.98 98.8 98.6 99.7
06 0.98 99.4 99.7 100
07 0.98 96.3 96.5 99.1
08 0.98 99.7 99.8 99.8
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in the range of [60, 90] ps. In the experiments, we assumed that buffer/inverter
and interconnect delays are spatially correlated normally distributed random
variables. Spatial correlations were modelled using the grid model proposed
in [42]. Each 3σ value of the distributions were set to 5% of their nominal
delays. During exploration, design yield was computed using statistical max
operation as proposed in [42]. Given (correlated) normal distributions d1, d2,
d3, ...,max(d1, d2, d3, ...) operation computes approximated normal distribution
of the maximum value.
Tables 4.5 and 4.6 summarizes the results of variation aware clock polarity
assignment. Design yield is obtained by running Monte Carlo simulation on
1000 randomized instances of the clock tree. γ column shows the yield constraint
input to the algorithms. In some cases, UsefulMin-V algorithm fails to meet
γ constraint by a few percent point. This is attributed to the fact that the
statistical max operation is an approximation rather than the true distribution.
However, it is evident that UsefulMin-V is more capable of keeping the yield
constraint compared to the other two algorithms. In all circuits, UsefulMin-V
maintains comparable noise to other methods while keeping γ. Particularly in
circuits 01 and 02 of ISPD’10, UsefulMin-V reduced considerable noise while
maintaining higher yield than other algorithms. This shows that the useful skew
approach proposed in this work can exploit the individual skew constraints to
reduce noise, even under clock delay variations.
4.3 Coping With Multi-Mode Designs
4.3.1 Introduction
The conflicting high-performance and low-power requirements imposed to the
designers lead to the introduction of advanced low power techniques, such as
Dynamic Voltage Frequency Scaling (DVFS), on real designs. Such design tech-
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niques require the chip to operate in multiple power modes, where in each mode,
the subareas partitioned by the voltage islands can operate at different volt-
ages. As the clock tree spans across multiple voltage islands, the different supply
voltages in the voltage islands can cause clock skew violations unless the clock
tree is carefully designed. In this section, we use the concept of intersection
of intervals proposed in Section 4.1 to satisfy the clock skew constraint and
provide a method to minimize the clock noise in multi-power mode designs.
4.3.2 Proposed Method
Table 4.7: Characterization of B = {BUF X1, BUF X2} and I = {INV X1,
INV X2}. TD represents the signal propagation delay, P+ and P- indicate the
values of the peak IDD at the rising and falling edges of the input. (For brevity,
we omit here the values of P+ and P- of ISS.)
Type
VDD = 0.9 V VDD = 1.1 V
TD P+ P- TD P+ P-
BUF X1 27 120 10 24 130 13
BUF X2 23 234 36 19 255 44
INV X1 24 10 120 21 13 130
INV X2 22 36 234 17 44 255
Consider the example of clock tree shown in Fig. 4.5 with two power modes
M1 and M2 such that in M1, both of the voltage islands A1 and A2 operate at
VDD = 1.1 V, by which all leaf nodes (i.e., sinks) have arrival time of 70, while
in M2, A2 operates at VDD = 0.9 V, which increases the arrival times of e3 and
e4 from 70 to 78 (+4 from the parent node of e3 and e4 and another +4 from
each of e3 and e4). The clock tree must support both M1 and M2 under some
bounded clock skew constraint. Let the skew bound κ be 5 in this example.
Clearly, the clock skew in Fig. 4.5 is violated in M2.
To tackle this problem, we first compute the sets of feasible intervals for
all power modes, and then intersect them to identify, for each sink in L, the
76















e1 e2 e3 e4
Figure 4.5: An example of clock tree which has two voltage islands A1 and A2
such that in power mode M1, both A1 and A2 operate at VDD = 1.1 V and in
power mode M2, A1 operates at 1.1 V while A2 operates at 0.9 V. All nodes










t: 68  70  72  74  76  78  80  82
BUF_X1        BUF_X2        INV_X1         INV_X2
M1 M2
Figure 4.6: Illustration of intervals of arrival times for the example in Fig. 4.5
and Table 4.7. Each dot in the grids represents a buffer or inverter. For example,
the large red dot located at position (68, e3) in M1 indicates that e3 has arrival
time of 68 when INV X2 is assigned to it in power mode M1.
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buffer/inverter types in B ∪ I that can be assigned to the sink. For example,
Fig. 4.6 illustrates all intervals for power modes M1 and M2 in Fig. 4.5. With
κ = 5, in M1 there are time intervals [70, 75], [67, 72], [65, 70], and [63, 68]
defined by arrival times 75, 72, 70, and 68, and all of them are feasible intervals.
In M2, there are 8 intervals but only intervals [74, 79], [73, 78], and [72, 77] are
feasible. With feasible intervals in all power modes, we are now ready to obtain
intersections of feasible intervals in different power modes. Fig. 4.6 involves 12
intersections between M1 and M2 i.e., {[70, 75], [67, 72], [65, 70], [63, 68]}×{[74,
79], [73, 78], [72, 77]}. For example, intersection (70, 79) (= [65, 70]×[74, 79])
denotes that interval [65, 70] of M1 and [74, 79] of M2 are chosen, which means
to extract, for each sink, a maximal subset of buffers and inverters that are
contained in both of the sets of feasible buffers and inverters in [65, 70] of M1
and [74, 79] of M2. In Fig. 4.6, since [65, 70] of M1 has {BUF X2, INV X2} for
sink e1, {BUF X2, INV X2} for e2, {BUF X2, INV X2} for e3, and {BUF X2,
INV X2} for e4 while [74, 79] of M2 has {BUF X1} for e1, {BUF X1} for e2,
{BUF X2, INV X1, INV X2} for e3, and {BUF X2, INV X1, INV X2} for e3,
intersection (70, 79) returns ϕ (= {BUF X2, INV X2}∩{BUF X1}) for e1, ϕ
(= {BUF X2, INV X2}∩{BUF X1}) for e2, {BUF X2, INV X2} (= {BUF X2,
INV X2}∩{BUF X2, INV X1, INV X2}) for e3, and {BUF X2, INV X2} (=
{BUF X2, INV X2}∩{BUF X2, INV X1, INV X2}) for e4. An intersection (ti, · · · , tj)
is called a feasible intersection if the resulting set of buffers and inverters for
every sink is not empty and called an infeasible intersection, otherwise. Thus,
(70, 79) is an infeasible intersection.
The example in Fig. 4.6 has three feasible intersections (75, 79), (75, 78)
and (72, 77) among 12 possible intersections. The intersection results are sum-
marized in Table 4.8 where fsbl indicates that its buffer or inverter is feasible
to use in that interval and infsbl indicates that it is not feasible. As long as
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Table 4.8: Node-to-type feasibility information of all feasible intersections, when
the clock skew bound is κ = 5.
Intersection Node BUF X1 BUF X2 INV X1 INV X2
(75, 79) e1 fsbl infsbl infsbl infsbl
e2 fsbl infsbl infsbl infsbl
e3 infsbl fsbl fsbl infsbl
e4 infsbl fsbl fsbl infsbl
(75, 78) e1 fsbl infsbl infsbl infsbl
e2 fsbl infsbl infsbl infsbl
e3 infsbl fsbl infsbl infsbl
e4 infsbl fsbl infsbl infsbl
(72, 77) e1 infsbl infsbl fsbl infsbl
e2 infsbl infsbl fsbl infsbl
e3 infsbl infsbl infsbl fsbl
e4 infsbl infsbl infsbl fsbl
fsbl: assignment with no skew violation












< · · · >
<130, 13, 120, 10>
<255, 44, 234, 36>
<13, 130, 10, 120>
<255, 44, 234, 36> <13, 130, 10, 120>
< · · · >
< · · · >
M1 M2
Figure 4.7: The updated MOSP graph supporting intersection (75, 79) in
Fig. 4.6. The cost formulation of MOSP problem is still vaild.
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only the feasible types are selected, the clock skew is satisfied for all power
modes. The difficulty lies in minimizing the noise for multiple modes as there
are multiple different noise values from multiple modes to optimize. In this noise
optimization problem, the objective is to minimize the worst case noise. In other
words, noises in M1 and M2 for the example in Figs. 4.5 and 4.6 have the same
priority or weight; if we concatenate the noise values from all the modes into
one vector, this is still a valid cost formulation of MOSP problem. Hence, we
translate the noise from each power mode as an extra dimension in the MOSP
problem formulation. Fig. 4.7 shows the MOSP graph of the intersection (75,
79). As with optimization of single power mode, MOSP graph vertices repre-
sent which buffer or inverter types are available to each sink. The arc weights
are composed of noise from multiple modes. For example, the arc from e1B1 to
e2B1 has weight of <130, 13, 120, 10> where 130 and 13 are from P+ and P-
columns of VDD = 1.1 V and 120 and 10 are from VDD = 0.9 V in BUF X2 row
of Table 4.7. Optimizing this MOSP problem (without approximation) yields
noise of <268, 268, 280, 266> with the assignment of BUF X1 to e1, BUF X1
to e2, INV X1 to e3, and INV X1 to e4, resulting in clock skew of 3 in M1
and 4 in M2. Thus, the worst noise for the feasible intersection (75, 79) is 280.
Likewise, the worst noises for the other intersections (75, 78) and (72, 77) are
each 770. Consequently, the best solution is from (75, 79) since its noise is the
least.
Although WaveMin can endure some degree of clock skew, the arrival time
variation may be too large in designs of multiple power modes, so that it is im-
possible to satisfy the clock skew without the use of Adjustable Delay Buffers
(ADBs). ADBs are buffers whose signal propagation delays can be adjusted
at runtime. A capacitor bank based implementation of ADB is illustrated in
















{ADB ∪ ADI} ∪ B ∪ I
Multi-mode compliant clock





Figure 4.8: The flow of WaveMin-M, an extension of WaveMin to support
multiple power mode designs. Note that module Insert ADBs resolves the clock
skew violation, and the subsequent module WaveMin performs the polarity
assignment with library B∪I ∪ADB∪ADI to reduce the noise while retaining
the satisfaction of clock skew constraint. Also, it is the responsibility of the
ADB insertion algorithm/method to update placement (the embedding of the





















Figure 4.10: The proposed capacitor bank based implementation of adjustable
delay inverter (ADI). The capacitor banks contain switched capacitors which
are dynamically controllable. The number of capacitors in the two banks is a
design parameter that controls the granularity of the discrete delay steps and
the delay range of the ADI.
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between the inverters. As the number of active capacitors increases, the prop-
agation delay of the ADB increases. Fig. 4.8 is the flow of WaveMin-M, an
extension of WaveMin for multiple power mode designs. Given a synthesized
clock tree and clock skew constraint κ, the clock signal arrival times in each
power mode is calculated by WaveMin and noise is minimized, if it is possible
to satisfy κ with only polarity adjustments and buffer/inverter sizing. If it fails,
ADBs are inserted to satisfy κ, then WaveMin is executed again, in which the
inverter library I contains an ADI (adjustable delay inverter) in Fig. 4.10 as
well as the normal inverters of different size. Note that ADBs that have been
already allocated must not be replaced with buffers or inverters since ADBs
are essential to meet the clock skew bound in multiple power modes; each ADB
can be replaced with an ADI or stay as ADB. Likewise, non-ADBs may not
become ADBs or ADIs since this replacement leads to unnecessary increase of
area. This restriction is handled during feasible buffer/inverter type computa-
tion by checking if the leaf node is an ADB or not. After the ADB insertion, at
least one WaveMin solution exists for the ADB inserted clock tree – the trivial
solution in which no buffer sizing and polarity assignment are applied.
One of the bottlenecks of this optimization is the intersection process. In
[14], the time complexity of the intersection process is O(|L|(M+1) · (|B| +
|I|)(M+1)) where M is the number of power modes. The complexity increases
exponentially as the number of modes increases. In thermal mode, this was a
less concern since only a few coolest and hottest modes may be considered.
Although even the brute force method may have a fast execution time in prac-
tice, depending on the input size, – this is because most of the intersections
is not feasible and pruned early during execution – it is possible to improve
the performance through the use of the concept of degree of freedom: given a
feasible intersection, the degree of freedom is calculated by simply counting the
83
















y = 57.5005x + 13384.7
R² = 0.651813
Figure 4.11: The relationship between peak noise and the degree of freedom
which measures the flexibility of polarity assignment of a feasible intersection.
The plot has been acquired by optimizing s35932 circuit in ISCAS’89 benchmark
set.
total number of the buffers and inverters produced by the intersection for all
sinks. For instance, in Table 4.8, the degree of freedom of intersection (75, 79)
is 6 and (75, 78) is 4. As illustrated in Fig. 4.11, it is observed that there is a
negative correlation between the degree of freedom and peak noise: the more
the freedom is, the lower the noise is. Hence, we use the degree of freedom to
prune out less free intersections during the intersection process.
4.3.3 Experimental Results
WaveMin-M was applied to the benchmark circuits, given four power modes.
Each benchmark was partitioned into 4 to 10 power domains with each having
two operating modes at supply voltage levels of 0.9 V and 1.1 V. Table 4.9
summarizes the results of WaveMin-M. While any ADB embedding algorithms
may be used, we employed the algorithm in [45], which is known to insert























































































































































































































































































































































































































































































































































































































































































































































































































































































skew violations3. The optimization results produced byWaveMin-M have been
compared with the noise-unaware clock trees (denoted as ADB-embedded-only
in Table 4.9) produced by [45] which inserts ADBs to meet the clock skew
constraint for every power mode. It is evident from the table that WaveMin-
M reduces noise on multiple power mode designs, without violating clock skew
bound. On average, WaveMin-M achieves 16.38% peak current reduction. One
interesting data to note is s15850 with skew bound of 130 ps. It has no ADB
allocated, yet the buffer sizing managed to satisfy the clock skew constraint for
all modes.
As a side effect of embedding ADBs, loosening the clock skew bound does
not always reduce the clock noise, as it increases from 90 ps to 130 ps. This is due
to the ADB embedding algorithm [45] sharing the clock skew bound constraint
withWaveMin-M. The ADB embedding is done first, which exploits clock skew
bound for the reduction of the number of embedded ADBS, leaving less room
for WaveMin-M, which takes advantage of the clock skew to reduce noise.
The reasons that only a fraction of ADBs were replaced with ADIs is that (1)
while ADBs are located at both leaf and non-leaf positions, only the ones at the
leaf positions are subject toWaveMin and may be replaced with ADIs; (2) since
ADIs have longer signal propagation delay than that of ADBs, during feasible
type computation, ADIs were mostly pruned. As shown in Fig. 4.10, there are
three inverters in an ADI which causes ADIs to have longer delays than ADBs.
Currently in our implementation, the first inverter which directly receives the
incoming clock signal has NMOS width of 45nm which is the smallest feature
size allowed by the technology. Thus, it is impossible to reduce the ADI size.
Instead, the designer might choose to have larger ADBs so that the signal
3 Since ADBs are large, insertion of ADBs is likely to cause placement changes which will
require placement update / ECO / timing adjustments. However, in this experiment, we only
simulated the clock tree and justification steps were omitted.
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propagation delay is balanced. However, this will cause ADBs to occupy larger
area. Thus, in this experiment, we chose to have the unbalanced ADBs and
ADIs.
4.4 Orthogonality with Other Design Techniques –
Clock Gating
4.4.1 Introduction
One of the powerful features of clock polarity assignment technique is that it is
orthogonal with many other clock optimization techniques, as it only affects the
polarity (and the timings) of the clock signals. In this section, we demonstrate
the orthogonality by applying the polarity assignment technique in conjunction
with clock gating technique.
Several techniques to reduce the dynamic power are developed and clock
gating is one of the most common techniques applied to IC products, as the
technique is readily available in Electronic Design Automation tools. When a
flip-flop (FF) is clocked, it consumes dynamic power regardless of the input
data, even when the input data does not switch. With clock gating, the clock
signals are ANDed with predefined enabling signals, gating the clock signal.
This saves the dynamic power consumed at the FFs. Clock gating technique is
available at many levels of the design: system architecture, block design, logic
design, and gate levels [46, 47].
4.4.2 Proposed Partitioning Method
Since the two techniques are orthogonal, they can be applied independently to
the clock trees. However, they are not completely transparent to one another:
the clock gating technique affect the result of the clock polarity assignment by
partitioning the clock tree into several gated subtrees. This gives three cases of
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leaf buffer partitioning method for WaveMin or UsefulMin.
1. Clock gate cluster unaware polarity assignment, using only zones, as it
was done in the previous sections.
2. Cluster the leaf buffering elements by gate cluster, ignore zones.
3. Consider both zones and the gate clusters. That is, partition the leaves
by zones and for each zone, partition the zones into subzones by gate
clusters.
In design flow, we applied the clock gating technique first, so that the gate
clusters are initiated. Next, we applied the WaveMin, using one of the three
leaf buffer partitioning method presented above.
4.4.3 Experimental Results
The proposed algorithm WaveMin was implemented in C++ language on a
Linux machine. Clock trees were generated for ISPD’10 high performance clock
network synthesis contest benchmarks with the algorithm in [20], using Nan-
gate 45nm Open Cell Library [19]. Since ISPD’10 benchmarks have only clock
sink information and no circuit/individual clock skew constraint information,
clock gating was randomly generated with log2N clock gates, where N is the
number of clock buffering elements in the clock tree. 8 clock gating modes were
generated, where 7 were generated randomly and one is the high performance
mode with all clock gates letting the clock signal through. All of the 8 modes
were unique that none of them had the same clock gate configuration.
Table 4.10 shows the experimental results of ISPD’10 benchmark circuits
04, 05. Even though the experiments were done in all circuits, only the two
circuits are presented here, as the rest of the circuits reveal the same trend
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Table 4.10: Results of ISPD’10 benchmark circuits 04, 05.
ISPD’10 Gating Peak current noise (A)
Benchmark mode Locality Gated Locality +
Circuit clusters Gated clusters
04
No gating 0.059 0.050 0.050
1 0.059 0.050 0.050
2 0.055 0.046 0.047
3 0.056 0.048 0.049
4 0.056 0.047 0.048
5 0.059 0.049 0.050
6 0.057 0.048 0.050
7 0.056 0.048 0.049
05
No gating 0.037 0.027 0.031
1 0.033 0.024 0.028
2 0.020 0.015 0.018
3 0.033 0.024 0.027
4 0.035 0.025 0.030
5 0.023 0.017 0.021
6 0.038 0.028 0.031
7 0.035 0.026 0.029
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as 04, 05. As expected, when all of the clock gates are letting the clock signal
through (no-gating mode), all of the buffering elements are activated, making
this mode the worst case scenario mode. This observation holds for all three of
the leaf buffering element partitioning method in all benchmark circuits.
Table 4.11: The effectiveness of leaf buffering element partitioning method.
ISPD’10 Peak current noise (A)
Benchmark # Gates Locality Gated Locality +
Circuit clusters Gated clusters
01 11 0.005 0.005 0.005
02 12 0.003 0.003 0.003
03 11 0.046 0.046 0.048
04 11 0.059 0.050 0.050
05 11 0.037 0.027 0.031
06 10 0.040 0.038 0.038
07 11 0.065 0.068 0.064
08 11 0.043 0.042 0.043
Given the fact that the worst case scenario is the ungated mode, condensing
the noise of ungated modes into one table yields Table 4.11. There are only
trivial differences in the noise values between the three partitioning methods.
This demonstrates that the two techniques, clock polarity assignment and clock
gating, are orthogonal so that the designer may apply clock polarity assignment
without the information from clock gating.
4.5 Summary
In this chapter, various extensions of clock polarity assignment were presented.
The flexibility of the WaveMin and UsefulMin problem formulation is shown
to successfully embrace the challenging operating conditions, such as thermal
variations, process variations and multi-corner multi-mode design regime. In
addition, the orthogonality of the polarity assignment technique, which makes
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the technique easy to apply in practice, is demonstrated by applying both clock




The contributions of this dissertation is summarized as follows.
5.1 Clock Polarity Assignment Under Bounded Skew
In the chapter, a comprehensive graph-based algorithm for solving clock polarity
assignment problem combined with buffer/inverter sizing, that supports fine-
grained peak current noise model was proposed. The experimental results show
that the algorithm reduced the peak noise by 15.62% on average, over that by
the best known method with coarse-grained noise model [14]. This is due to the
fact that the fine-grained model allows better exploitation of the clock skew to
further reduce the clock noise.
In addition, while there were many methodologies developed for assigning
clock polarity, no attention had been the voltage fluctuations on the power
delivery network. To our knowledge, this is the first work in clock polarity
assignment to report frequency domain properties of the voltage noise. These
results would inspire the development of polarity algorithms that can better
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consider the voltage fluctuations in the power delivery network.
5.2 Clock Polarity Assignment Under Useful Skew
In the chapter, a scalable solution to the problem of the clock polarity assign-
ment under useful clock skew constraints is proposed. Unlike the conventional
(global) clock skew bound constrained approaches, the new method exploited
individual clock skew constraints to further reduce the peak current. Precisely,
we formulated the problem into the maximal clique exploration problem and
employed a K-neighbor search scheme to trade-off the run time and quality
of polarity assignment. For designing high speed systems with tight time mar-
gin, the proposed approach would be useful in mitigating the clock noise, which
otherwise the conventional polarity assignment approaches could rarely achieve.
5.3 Extensions of Clock Polarity Assignment
In this chapter, various extensions of clock polarity assignment were presented.
The flexibility of the WaveMin and UsefulMin problem formulation is shown
to successfully embrace the challenging operating conditions, such as thermal
variations, process variations and multi-corner multi-mode design regime. In
addition, the orthogonality of the polarity assignment technique, which makes
the technique easy to apply in practice, is demonstrated by applying both clock





Power Spectral Densities of
ISCAS’89 Circuits
The red bars show the average power in the given frequency band. Both the
unoptimized and optimized circuits have the peak powers around 100-1000 MHz
band. However, WaveMin tends to reduce power noise at higher frequencies
(> 100 MHz). Although the average noise power at lower frequencies have
increased, considering that the horizontal axis is in log scale, the overall noise
power have decreased. Decoupling capacitor of 30 fF was used to acquire these
plots.
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(a) Unoptimized (b) WaveMin
Figure A.1: Power spectral density of the supply voltage fluctuations in s13207










































(a) Unoptimized (b) WaveMin
Figure A.2: Power spectral density of the supply voltage fluctuations in s15850
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(a) Unoptimized (b) WaveMin
Figure A.3: Power spectral density of the supply voltage fluctuations in s35932










































(a) Unoptimized (b) WaveMin
Figure A.4: Power spectral density of the supply voltage fluctuations in s38417
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(a) Unoptimized (b) WaveMin
Figure A.5: Power spectral density of the supply voltage fluctuations in s38584
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Appendix B
The Effect of Decoupling
Capacitors
The peak current and VDD, Gnd noise was measured for each ISCAS’89 bench-
mark circuits. The capacitance of the on-chip decoupling capacitor (Cc) was
varied. The noise values decrease as Cc increases in all circuits, although the ef-
ficiency of the decoupling capacitor saturates. For example, in s38584, 0.025 V
Gnd noise reduction is obtained by increasing Cc by 20 pF, from 10 pF to
30 pF. However, only 0.010 V Gnd noise reduction is obtained by 450 pF, from
50 pF to 500 pF. Note that, applying polarity assignment technique to even
Cc = 500 pF case still further improve the noise over the base case, which sug-
gests that polarity assignment is orthogonal to decoupling capacitor embedding.
In some circuits, PeakMin out-performs WaveMin in some Cc configurations,
but as Cc increases, WaveMin performs better than PeakMin. The consider-
ation of such effects remains to be a future work.
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Table B.1: Noise measurement, without on-chip decoupling capacitor.
Base PeakMin WaveMin
Circuit Ipeak VDD Gnd Ipeak VDD Gnd Ipeak VDD Gnd
(A) (V) (V) (A) (V) (V) (A) (V) (V)
s13207 0.011 0.028 0.026 0.007 0.026 0.024 0.01 0.025 0.029
s15850 0.006 0.014 0.018 0.004 0.024 0.033 0.004 0.024 0.033
s35932 0.049 0.12 0.114 0.034 0.098 0.096 0.047 0.107 0.099
s38417 0.047 0.109 0.109 0.036 0.103 0.105 0.046 0.107 0.094
s38584 0.04 0.097 0.098 0.027 0.083 0.082 0.039 0.087 0.079
Cc = 0 pF (No on-chip decoupling capacitor)
Table B.2: Noise measurement, with on-chip decoupling capacitor of Cc = 1 pF.
Base PeakMin WaveMin
Circuit Ipeak VDD Gnd Ipeak VDD Gnd Ipeak VDD Gnd
(A) (V) (V) (A) (V) (V) (A) (V) (V)
s13207 0.01 0.029 0.026 0.007 0.025 0.023 0.009 0.037 0.027
s15850 0.005 0.018 0.017 0.004 0.028 0.033 0.004 0.028 0.033
s35932 0.046 0.13 0.111 0.034 0.109 0.099 0.044 0.11 0.097
s38417 0.045 0.118 0.105 0.032 0.104 0.093 0.043 0.112 0.096
s38584 0.04 0.112 0.094 0.026 0.085 0.08 0.037 0.095 0.079
Cc = 1 pF
Table B.3: Noise measurement, Cc = 10 pF.
Base PeakMin WaveMin
Circuit Ipeak VDD Gnd Ipeak VDD Gnd Ipeak VDD Gnd
(A) (V) (V) (A) (V) (V) (A) (V) (V)
s13207 0.007 0.034 0.025 0.006 0.028 0.024 0.007 0.027 0.027
s15850 0.004 0.017 0.015 0.002 0.025 0.024 0.002 0.025 0.024
s35932 0.033 0.12 0.102 0.03 0.093 0.087 0.031 0.106 0.099
s38417 0.031 0.112 0.096 0.027 0.11 0.087 0.029 0.104 0.096
s38584 0.027 0.106 0.086 0.023 0.083 0.07 0.025 0.088 0.083
Cc = 10 pF
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Table B.4: Noise measurement, Cc = 30 pF.
Base PeakMin WaveMin
Circuit Ipeak VDD Gnd Ipeak VDD Gnd Ipeak VDD Gnd
(A) (V) (V) (A) (V) (V) (A) (V) (V)
s13207 0.006 0.028 0.022 0.004 0.022 0.022 0.005 0.025 0.022
s15850 0.003 0.016 0.015 0.002 0.024 0.024 0.002 0.024 0.024
s35932 0.028 0.115 0.097 0.032 0.1 0.104 0.022 0.092 0.074
s38417 0.025 0.107 0.087 0.03 0.103 0.096 0.022 0.092 0.072
s38584 0.022 0.096 0.077 0.025 0.086 0.082 0.018 0.077 0.058
Cc = 30 pF
Table B.5: Noise measurement, Cc = 50 pF.
Base PeakMin WaveMin
Circuit Ipeak VDD Gnd Ipeak VDD Gnd Ipeak VDD Gnd
(A) (V) (V) (A) (V) (V) (A) (V) (V)
s13207 0.004 0.025 0.021 0.004 0.02 0.021 0.004 0.022 0.02
s15850 0.002 0.014 0.013 0.001 0.024 0.024 0.001 0.024 0.024
s35932 0.019 0.104 0.092 0.018 0.091 0.098 0.017 0.085 0.073
s38417 0.018 0.107 0.082 0.016 0.08 0.085 0.016 0.085 0.067
s38584 0.015 0.092 0.072 0.012 0.078 0.076 0.012 0.071 0.058
Cc = 50 pF
Table B.6: Noise measurement, Cc = 500 pF.
Base PeakMin WaveMin
Circuit Ipeak VDD Gnd Ipeak VDD Gnd Ipeak VDD Gnd
(A) (V) (V) (A) (V) (V) (A) (V) (V)
s13207 0.001 0.023 0.018 0.002 0.02 0.021 0.001 0.02 0.017
s15850 0.001 0.014 0.011 0.001 0.023 0.025 0.001 0.023 0.025
s35932 0.006 0.109 0.08 0.01 0.077 0.083 0.006 0.082 0.063
s38417 0.006 0.102 0.075 0.008 0.085 0.085 0.005 0.079 0.059
s38584 0.005 0.088 0.065 0.007 0.084 0.077 0.003 0.067 0.048
Cc = 500 pF
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오늘날의 동기식 회로 설계 체계에서는 시스템이 단일한 신호에 의존한다. 이 신
호는 클럭신호라고 불리우며, 시스템 내 모든 플립플롭의 (flip-flops) 데이터 샘
플링은 클럭신호에 동기화 되어있다. 클럭트리는 클럭신호를 시스템 내의 모든
플립플롭에 전달하는 회로이다. 시스템의 작동을 위해서는 클럭신호가 정지없이
계속 고에서 저로, 저에서 고상태로 스위칭해야 하므로 클럭트리는 칩내에서 가장
스위칭이활발한회로가된다.그러므로,클럭트리는저전력/고성능설계를하는데
있어 제1 목표가 된다.
첫째로, 클럭시차 상한 기반 클럭극성 지정 기법이 탐구된다. 클럭트리를 구성
하는클럭버퍼들은클럭신호가스위칭할시에동시에스위칭하게된다.이동시적
인스위칭은파워/그라운드의전압을동요시킨다.이러현현상은클럭노이즈라고
불리우는데, 회로의 안정성에 악영향을 미친다. 클럭 극성 지정 기법은 이 현상을
완화하기위해클럭트리내의일부버퍼를인버터로바꾸는기법이다.버퍼는클럭
신호가 상승할 시 더 큰 전류를 흘리며, 인버터는 하강시 더 큰 전류를 흘리므로,
버퍼와 인버터의 혼용은 파워/그라운드 공급선의 피크 노이즈 문제를 완화할 수
있는 것이다.
둘째로,유용한시차기반클럭극성지정기법이탐구된다.유용한시차제한조
건 내에서는 각각의 클럭 종점에 (clock sink) 대해 개별적으로 클럭신호 도달시간
제한을 고려하므로 개별적인 시간여유를 좀 더 이용하여 노이즈를 더욱 감소시
킬 수 있다. ISPD 2010 clock network synthesis 콘테스트 벤치마크 회로에 대한
실험에서, 본 논문에서 제안된 알고리즘은 setup time, hold time으로 된 개별 클
럭시차 제한을 모두 만족하는 동시에, 위에서 제안된 클럭시차 상한 기반 방법에
비해 10.9% 추가적으로 피크 노이즈를 감소시킬 수 있음을 관찰하였다.
마지막으로, 더 안정적인 기법의 적용을 위한 방법론을 논의한다. 오늘날엔
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멀티코너 멀티모드 (Multi-corner multi-mode, MCMM) 설계 방법론이 주류가
되었으며, 공정 변이에 대한 고려 역시 빠뜨릴 수 없게 되었고, 클럭 게이팅과 같
은 타 기법에 대한 고려 없이는 설계가 힘들어졌으므로, 해당 기법들과의 통합/
공존에 대한 논의를 한다. 실험 결과는 클럭 극성지정 기법이 해당 환경들 하에
만족해야하는 조건을 잘 만족함을 보여준다.
요약하면,본논문은클럭트리에서,유용한클럭시차,신호전달시간변이, MCMM
설계기법을 고려할 수 있는 클럭 극성지정 기법/알고리즘을 제안한다.
주요어: 클럭트리, 클럭시차, Adjustable delay buffer, 파워/그라운드 노이즈, 신
호 전달시간 변이, MCMM, 멀티코너 멀티모드
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